Ece-III-Analog Electronic Ckts (10es32) - Notes

University Syllabus
Sub Code Hrs/ Week Total Hrs. PART A
10ES32 04 52
IA Marks Exam Hours Exam Marks
25 03 100
UNIT 1: Diode Circuits: Diode Resistance, Diode equivalent circuits, Transition and diffusion capacitance, Reverse recovery time, Load line analysis, Rectifiers, Clippers and clampers. (Chapter 1.6 to 1.14, 2.1 to 2.9) 6 Hours UNIT 2: Transistor Biasing: Operating point, Fixed bias circuits, Emitter stabilized biased circuits, Voltage divider biased, DC bias with voltage feedback, Miscellaneous bias configurations, Design operations, Transistor switching networks, PNP transistors, Bias stabilization. (Chapter 4.1 to 4.12) 7 Hours UNIT 3: Transistor at Low Frequencies: BJT transistor modeling, Hybrid equivalent model, CE Fixed bias configuration, Voltage divider bias, Emitter follower, CB configuration, Collector feedback configuration, Hybrid equivalent model. (Chapter 5.1 to 5.3, 5.5 to 5.17) 7 Hours UNIT 4: Transistor Frequency Response: General frequency considerations, low frequency response, Miller effect capacitance, High frequency response, multistage frequency effects. (Chapter 9.1 to 9.5, 9.6, 9.8, 9.9) 6 Hours PART B UNIT 5: (a) General Amplifiers: Cascade connections, Cascode connections, Darlington connections. (Chapter 5.19 to 5.27) 3 Hours (b) Feedback Amplifier: Feedback concept, Feedback connections type, Practical feedback circuits. (Chapter 14.1 to 14.4) 3 Hours UNIT 6:
Analog Electronic Circuits
10ES32
Power Amplifiers: Definitions and amplifier types, series fed class A amplifier, Transformer coupled Class A amplifiers, Class B amplifier operations, Class B amplifier circuits, Amplifier distortions. (Chapter 12.1 to 12.9) 7 Hours UNIT 7: Oscillators: Oscillator operation, Phase shift Oscillator, Wienbridge Oscillator, Tuned Oscillator circuits, Crystal Oscillator. (Chapter 14.5 to 14.11) (BJT version only) 6 Hours
UNIT 8: FET Amplifiers: FET small signal model, Biasing of FET, Common drain common gate configurations, MOSFETs, FET amplifier networks. (Chapter 8.1 to 8.13) 7 Hours TEXT BOOK: 1. Electronic Devices and Circuit Theory, Robert L. Boylestad and Louis Nashelsky, PHI/Pearson Eduication. 9TH Edition.
REFERENCE BOOKS: 1. Integrated Electronics, Jacob Millman & Christos C. Halkias, Tata - McGraw Hill, 1991 Edition 2. Electronic Devices and Circuits, David A. Bell, PHI, 4th Edition, 2004 3 Analog electronics circuits: A simplified approach U B mahadevaswamy, pearson education 9 th edition. Question Paper Pattern: Student should answer FIVE full questions out of 8 questions to be set each carrying 20 marks, selecting at least TWO questions from each part.
SJBIT/ECE
Page 2
10ES32
INDEX SHEET
SL.NO 1 TOPIC University syllabus PAGE NO. 04
PART A
UNIT 1: Diode Circuits 1.1 Diode Resistance 1.2 Diode equivalent circuits 1.3 Transition and diffusion capacitance 1.4 Reverse recovery time 1.5 Load line analysis 1.6 Clippers and clampers UNIT - 2: Transistor Biasing 2.1 Bipolar Transistor 2.2 Bipolar Stability 2.3 Fixed with Emitter 2.4 Voltage divider biased UNIT - 3: Transistor at Low Frequencies 3.1 AC Analysis BJT transistor modeling 3.2 Hybrid equivalent model 3.3 CE Fixed bias configuration 3.4 Voltage divider bias 3.5 Emitter follower 3.6 CB configuration UNIT - 4: Transistor Frequency Response 4.1 General frequency Response 4.2 Low frequency response 4.3 Miller effect capacitance 4.4 High frequency response 07 08 09 11 14 20 57 59 63 64 87 90 95 96 98 100 112 113 118 120
PART B
UNIT - 5: 5.1 5.2 5.3 5.4 UNIT - 5: 5.5 5.6 UNIT - 6: 6.1 6.2 6.3 6.4 UNIT - 7: a) General Amplifiers Amplifier Basics Classification of Amplifier Multistage Amplifier RC couples Amplifier b) Feedback Amplifiers Feedback concept Feedback connections type Power Amplifiers Definitions and amplifier types Cass A amplifier Transformer coupled Class A amplifiers Class B amplifier operations Oscillators 132 133 134 140 140 142 180 180 186 193
SJBIT/ECE
Page 3

7.1 7.2 7.3 7.4 7.5 UNIT - 8: 8.1 8.2 Oscillator operation Phase shift Oscillator Wienbridge Oscillator Tuned Oscillator circuits Crystal Oscillator FET Amplifiers FET small signal model Biasing FET
10ES32
209 209 210 211 212 222 226
SJBIT/ECE
Page 4
10ES32
Unit: 1
Hrs: 6
Diode Circuits: Diode Resistance, Diode equivalent circuits, Transition and diffusion capacitance, Reverse recovery time, Load line analysis, Rectifiers, Clippers and clampers.
Recommended readings:
TEXT BOOK: 1. Electronic Devices and Circuit Theory, Robert L. Boylestad and Louis Nashelsky, PHI/Pearson Eduication. 9TH Edition. REFERENCE BOOKS: 1. Integrated Electronics, Jacob Millman & Christos C. Halkias, Tata - McGraw Hill, 1991 Edition 2. Electronic Devices and Circuits, David A. Bell, PHI, 4th Edition, 2004
SJBIT/ECE
Page 5
10ES32
1.1 DIODE RESITANCE

As the operating point of a diode moves from one region to another, the resistance of the diode will also change due to the nonlinear shape of the diode characteristic curve. The type of applied voltage or signal will define the resistance level of interest. Three different levels will be introduced. DC or Static Resistance The application of a dc voltage to a circuit containing a semiconductor diode will result in an operating point on the characteristic curve that will not change with time. The resistance of the diode at the operating point is simply the quotient of the corresponding levels of VD and ID. The dc resistance levels at the knee and below will be greater than the resistance levels obtained for the vertical rise section of the characteristics. The resistance levels in the reverse bias region will be high. In general, the lower the current through a diode the higher the dc resistance level
DC resistance Rd= VD / ID
ID
VD
AC Resistance It is used to find the diode resistance when the small signal ac input voltage is applied across the diode.
SJBIT/ECE
Page 6
10ES32
For small signal ac voltage, ID & VD changes around Q point which is fixed by large signal DC voltage The ac resistances is determined by Drawing a tangent line at Q point Then find the change in voltage and the current. The ratio of this change in the voltage and the current is called ac resistance.
Ac resistance rd= Vd / Id
Q Id
Vd
Average Resistance It is used to find the diode resistance when the large signal ac input voltage is applied across the diode. For large signal, there is no Q point and limits of operation is large due large swing in current and voltage. Average resistance is ratio of change voltage to the change in current between two extreme points. The average resistances is determined by Drawing a straight line between two extreme voltages on characteristic curve Then finding the difference in voltages and respective currents between the two points.
1.2 Equivalent Circuits of Diode

Order of simplification: Diode Characteristic Curve Non linear graph
SJBIT/ECE
Page 7
10ES32
Piecewise Linear Equivalent Circuit approximate in to two lines, one horizontal and other with slope 1/r Simplified Equivalent Circuit approximate in to two lines, one horizontal and other one vertical
Ideal Diode with zero voltage across diode during forward bias and zero current through diode during reverse bias
Simplified Equivalent Circuit
Ideal diode rave = 0
Ideal Equivalent circuit
Ideal diode rave = 0, Vk =0
1.3 Diode Capacitance
SJBIT/ECE
Page 8

Two types of Diode Capacitance : Transition Capacitance Diffusion capacitance.
10ES32
Effect of capacitance: It is stray capacitance and has very low value Diode becomes frequency sensitive, mainly at very high frequency. At high frequency, Xc becomes low enough to introduce a low reactance shorting path.
Transition capacitance (CT): Predominant effect in reverse bias condition. Also called as Depletion region Capacitance or space charge capacitance
Basic capacitance eqn = A/d where = permittivity of dielectric between the two plates A =Area and d = distance between the plates. Depletion region behaves like dielectric between two charged plates. Depletion width d increases with increase in reverse bias. So CT decreases as reverse bias increases. Application Ex Schottky diode, varactor (Varicap) diodes. CT is present in forward bias also, but is effect is neglected by the presence of larger C D Diffusion capacitance (CD): Predominant effect in forward bias condition. Also called as Storage Capacitance. Depends on rate at which charge is injected in to the PN region. (outside the depletion).
So as current increases, CD increases. However increase in current reduces resistance. This helps in high frequency operation as T = RC
SJBIT/ECE
Page 9
10ES32
Cpf
D1 CD CT
15
10 C
T
CT + CD
~ CD
-25 1uF
-20
-15
-10
-5
0.25
0.5
1.4 Reverse Recovery Time: Denoted by trr. In forward bias, large number of free electrons in P region and holes in N region during conduction. This results in minority carriers in each region Sudden changing to reverse bias results into large reverse current due to large minority carriers. ( I reverse = I forward) Stays for initial storage time ts
After movement of minority carriers top other region Ir decreases to Is within time tt. trr = ts +tt Important in high speed switching applications Normal value few nanosec to 1us . Very low trr of picosecs are also available
SJBIT/ECE
Page 10
10ES32
ID IF
Diode is reverse biased Desired response. t1 t
trr = ts + tt
Is Ir ts tt
DIODE SPECIFICATIONS Data provided by manufactures. Must be included data : VF at specified temp and IF IF max at specified temp. IR at specified voltage and temp. PIV or BR or PRV at specified temp PD max = VDID Capacitance levels Reverse recovery time .. trr Operating temp Range Additional Data depends on application : Frequency range Noise Level. Switching time. Thermal resistance levels Peak repetitive values.
SJBIT/ECE
Page 11

Diode Notation:- A & K Depends on application, manufactures, current/voltage rating Testing can be done by using DMM (Digital Multimeter)- with diode checking function ohm meter Curve Tracer With diode checking :- Internal meter voltage is used In one direction it shows 0.7 V as diode is forward biased In other direction it is around 2.5V (depends on Vbattery) With Ohm meter One direction low resistance (RF) Other direction it shows high resistance (RR) With curve tracer Characteristic curve of the diode is displayed. Vertical axis is 1mA/div(Can be adjusted) Horizontal axis is 100mV/div (can be adjusted) Expensive and looks more complex.
10ES32
SJBIT/ECE
Page 12
10ES32
Load line Analysis:10mA

D1
Characteristi c
1N5402
+ V1 10V
Q
R1 1k
Load line
V1
Load line Analysis:Load line - defined by the network Characteristic curve defined by device
V1 = VD+IDR ID = V1/R at VD =0V VD = V1/R at ID =0A 1. In any given circuit, check biasing of diode. 2. During forward bias (i.e diode is ON) replace diode by short for ideal diodes or with 0.7V 3. During reverse bias (i.e diode is OFF) replace diode with open circuit. 4. Do the ckt analysis and find the output voltage. In a circuit, diode can be in Series, Parallel or Series and Parallel
Answers :-
SJBIT/ECE
Page 13
10ES32
5.Determine the current I for each of the configurations of fig 2.150 using the approximate equivalent model for the diode.
a)
I = 0 mA; diode reverse-biased.
(b)V in loop of 20
= 20 V
0.7 V = 19.3 V (Kirchhoffs voltage law)
I = 19.3/20 = 0.965 A
(c)I = 10v/10 = 1 A; center branch open is open as one diode is forward biased and the other one is reverse biased.
SJBIT/ECE
Page 14
10ES32
6) Determine Vo and Id for the networks of fig.2.151
a)Diode forward-biased, Kirchhoffs voltage law (CW): 5 V + 0.7 V Vo = 0
So Vo = 4.3 V IR = ID = 4.3V/2.2K = 1.955 mA (b)Diode forward-biased, ID = (8-0.7)/ (1.2k+4.7k) = 1.24 mA Vo = ID* 4.7 k + VD
= (1.24 mA)(4.7 k ) + 0.7 V = 6.53 V 7) Determine the level of Vo for each network of fig.2.152 a)Vo = (Vdc-VD1-VD2) = (20 V 1 V) = (19 V) = 9.5 V b) I = (10-(-2)-0.7)/ (1.2+4.7)k = (11.3/5.9) = 1.915 mA
SJBIT/ECE
Page 15

V = IR = (1.915 mA)(4.7 k ) = 9 V Vo = V 2V=9V 2V=7V
10ES32
8) Determine Vo and Id for the networks of fig.2.153. a) Determine the Thevenin equivalent circuit for the 10mA source and 2.2 k ETh = IR = (10 mA)(2.2 k ) = 22 V and RTh = 2.2k So ID =22/(2.2+1.2) = 6.26 mA Vo = ID(1.2 k ) = (6.26 mA)(1.2 k ) = 7.51 V resistor.
(b)Diode forward-biased, ID = 20-(-5)-0.7 /6.8k= 3.57 mA Kirchhoffs voltage law (CW): Vo 0.7 V + 5 V = 0 Vo = 4.3 V
9) Determine Vo1 and Vo2 for the networks of fig.2.154.
(a)Vo1 = 12 V 0.7 V = 11.3 V Vo2 = 0.3 V
SJBIT/ECE
Page 16

(b) Vo1 = 10 V + 0.3 V + 0.7 V = 9 V I = 9V/(1.2+3.3)k = 2 mA, Vo2 = (2 mA)(3.3 k ) = 6.6 V
10ES32
10) Determine Vo and Id for the netwoks of Fig.2.155. (a) Both diodes forward-biased (b) IR = (20-0.7)/4.7K = 4.106 mA Assuming identical diodes: ID = 4.106/2 = 2.05 mA,Vo = 20 V (b)Right diode forward-biased: ID =15-(-5)-0.7 /2.2K =20/2.2 8.77 mA Vo = 15 V 0.7 V = 14.3 V 0.7 V = 19.3 V
SJBIT/ECE
Page 17
10ES32
11) Determine Vo and I for the networks of Fig 2.156.
(a)Both diodes forward-biased IR = (20-0.7)/4.7K = 4.106 mA Assuming identical diodes: ID = 4.106/2 = 2.05 mA Vo = 20 V 0.7 V = 19.3 V
(b)Right diode forward-biased: ID =15-(-5)-0.7 /2.2K =20-.7/2.2 = 8.77 mA Vo = 15 V 0.7 V = 14.3 V
SJBIT/ECE
Page 18
10ES32
12) Determine Vo1 and Vo2 and I for the network of Fig.2.157.
Both diodes forward-biased: Vsi = 0.7 V, Vge = 0.3 V Vo1 = 20-0.7=19.3V Vo2 = 0.3V
Current through 1k resistor (I1) = (20-0.7)I1 k 19.3/1k = 19.3 mA
Current through 0.7k resistor (I2)
13) Determine Vo and Id for the network of fig.2.158. Both diodes are forward biased and parallel (in series with 2k ). Thevinins eqt circuit for this is 2k//2k with 0.7 V in series = 1kohm in series with 0.7V
So current through load resistor = (10-0.7)/ (1+2)k = 3.1mA ID = 3.1/ 2 = 1.55 m Vo = 3.1mA* 2 K = 6.2V
SJBIT/ECE
Page 19

1.5 Clippers
10ES32
A clipper is a circuit that is used to eliminate a portion of an input signal. There are two basic types of clippers: series clippers and shunt/parallel clippers. As shown in Figure 4-1, the series clipper contains a diode that is in series with the load. The shunt clipper contains a diode that is in parallel with the load.
FIGURE 4-1 Basic clippers. The series clipper is a familiar circuit. The half-wave rectifier is nothing more than a series clipper. When the diode in the series clipper is conducting, the load waveform follows the input waveform. When the diode is not conducting, the output is approximately 0 V or fixed dc voltage which is connected in parallel. (Figure 4.2). The direction of the diode determines the polarity of the output waveform. If the diode symbol (in the schematic diagram) points toward the source, the circuit is a positive series clipper, meaning that it clips the positive alternation of the input. If the diode symbol points toward the load, the circuit is a negative series clipper, meaning that it clips the negative alternation of the input (Figure 4.11). With this di Ideally, a series clipper has an output of when the diode is conducting (ignoring the voltage across the diode). .
When the diode is not conducting, the input voltage is dropped across the diode, and
Unlike a series clipper, a shunt clipper provides an output when the diode is not conducting. For example, refer to Figure 4-1. When the diode is off (not conducting), the component acts as an open. When this is the case, form a voltage divider, and the output from the circuit is found using and
When the diode in the circuit is on (conducting), it shorts out the load. In this case, the circuit ideally has an output of . Again, this relationship ignores the voltage across the diode. In practice, the output from the circuit is generally assumed to equal 0.7 V, depending upon whether the circuit is a positive shunt clipper or a negative shunt clipper. The direction of the diode determines whether the circuit is a positive or negative shunt clipper. The series current-limiting resistor ( ) is included to prevent the conducting diode from shorting out the source.
A biased clipper is a shunt clipper that uses a dc voltage source to bias the diode. A biased clipper is shown in Figure 4-2. (Several more are shown in Figures 4.9 and 4.10). The biasing voltage ( ) determines the voltage at which the diode begins conducting. The diode in the biased clipper turns on when the load voltage reaches a value of . In practice, the dc biasing voltage is usually set using a potentiometer and a dc supply voltage, as shown in Figure 4.10.
SJBIT/ECE
Page 20
10ES32
FIGURE 4-2 A biased clipper. Clippers are used in a variety of systems, most commonly to perform one of two functions: 1. Altering the shape of a waveform 2. Protecting circuits from transients The first application is apparent in the operation of half-wave rectifiers. As you know, these circuits are series clippers that change an alternating voltage into a pulsating dc waveform. A transient is an abrupt current or voltage spike of extremely short duration. Left unprotected, many circuits can be damaged by transients. Clippers can be used to protect sensitive circuits from the effects of transients, as illustrated in Figure 4.12.
Syllabus:- Analog Electronic Circuit

Unit I /c:- Diode Applications - Clippers
Positive Cycle Forward biased Reverse Biased
Negative Cycle
Diode condition
Output voltage Vo= Vin - Vd Vo = VR =0 V
IVinI > I0.7IV ON, For all values IVinI < I0.7IV OFF of Vin
TE Department PESIT, Bangalor e
Staff:- KRS Session (Aug 08 Dec08)
SJBIT/ECE
Page 21
10ES32

+5V
0V
Vin
-4.3V
Vo

Positive Cycle Forward biased Vin <2 V -0.7
Negative Cycle
Diode condition
Output voltage
For all values ON, of Vin
Vo= Vin Vdc+ Vd = 0 for +ive cycle =-(Vin + 1.3 V) in ive cycle Vo = VR =0 V
Reverse Biased
Vin >2V -0.7
OFF
SJBIT/ECE
Page 22
10ES32

Positive Cycle Forward biased Reverse Biased
Negative Cycle I Vin I > Vdc+0.7V
Diode condition ON,
Output voltage
Vo= Vin- (Vdc+0.7)
For all values I Vin I< of Vin Vdc+0.7
OFF
Vo = VR =0 V

Vo
-5V
Vin
- 2.3V
SJBIT/ECE
Page 23
10ES32

Positive Cycle Forward biased Reverse Biased Vin< Vdc0.7V Vin> Vdc-0.7
Negative Cycle
Diode condition
Output voltage
For all values ON, of Vin OFF
Vo= Vin- 0.7V
Vo = Vdc =2 V

Vo 2V -5V Vin
- 4.3V
SJBIT/ECE
Page 24
10ES32

Unit I /c: - Diode Applications - Clippers
Positive Cycle Forward biased Reverse Biased Vin > 0.7V Vin < 0.7V
Negative Cycle
Diode condition ON,
Output voltage
Vo= Vin - Vd Vo = VR =0V
For all values OFF of Vin

TE Department PESIT, Bangalore
Staff: - KRS Session (Aug 08
10
Dec08)

Vo
4.93V
Vin +5V 0V
11
SJBIT/ECE
Page 25
10ES32

Positive Cycle Forward biased Reverse Biased Vin >0.7V Vin <0 .7 V
Negative Cycle
Diode condition ON,
Output voltage
Vo= Vd =0.7 V Vo = Vin.
For all OFF values of Vin

12

Vo
0.7V -5V Vin
-5V
13
SJBIT/ECE
Page 26
10ES32

Vo +5V
-5V - 0.7V
Vin
15

Positive Cycle
Negative Cycle
Diode condition ON, OFF
Output voltage
Forward biased Reverse Biased
Vin > Vdc +0.7V
Vo= Vdc + Vd== 2+0.7 =2.7V Vo = Vin
Vin < Vdc +0.7V For all values of Vin
16
SJBIT/ECE
Page 27
10ES32

Vo
4.93V
2.7V Vin +5V
17

Positive Cycle Forw ard biased Reverse Biased For all values of Vin
Negative Cycle IVinI < I(Vdc-0. 7V)I
Diode ON,
Output voltage Vo= -Vdc+Vd == -2 + 0.7 = -1.3V Vo = Vin.
IVinI > I(Vdc-0.7V)I
OFF
18
SJBIT/ECE
Page 28
10ES32

Vo
5V -1.3V
Vin
-5V
19

Positive Cycle Forward biased Reverse Biased Vin < Vdc -0.7 V
Negative Cycle
Diode ON,
Output voltage Vo= Vdc- Vd == 2 -0.7 =1.3V Vo = Vin.
Vin > Vdc -0.7 V
For all values of Vin
OFF
20
SJBIT/ECE
Page 29
10ES32

Vo
+2.7V -5V Vin
-5V
21

Positive Cycle Forward biased Reverse Biased For all values of Vin
Negative Cycle
IVinI> I(Vdc+0.7V) I
Diode ON, OFF
Output voltage Vo= -(Vdc+Vd) == -2.7 Vo = Vin.
IVinI< I(Vdc+0.7V) I
22
SJBIT/ECE
Page 30
10ES32

Vo
5V
Vin +5V -2.7V
23

Positive Cycle Forward biased Reverse Biased For all values of Vin
Negative Cycle
IVinI> I(Vdc+0.7V) I
Diode ON, OFF
Output voltage Vo= -(Vdc+Vd) == -2.7 Vo = Vin.
IVinI< I(Vdc+0.7V) I
24
SJBIT/ECE
Page 31
10ES32

Vo
2.7V
Vin -2.7V
25
Clampers (DC Restorers) A clamper is a circuit that is designed to shift a waveform above or below a dc reference voltage without altering the shape of the waveform. This results in a change in the dc average of the waveform. Both of these statements are illustrated in Figure 4-3. (The clamper has changed the dc average of the input waveform from 0 V to +5 V without altering its shape.)
FIGURE 4-3 A clamper with its input and (ideal) output waveforms. There are two basic types of clampers: A positive clamper shifts its input waveform in a positive direction, so that it lies above a dc reference voltage. For example, the positive clamper in Figure 4-3 shifts the input waveform so that it lies above 0 V (the dc reference voltage). A negative clamper shifts its input waveform in a negative direction, so that it lies below a dc reference voltage.
SJBIT/ECE
Page 32
10ES32
Both types of clampers, along with their input and output waveforms, are shown in Figure. The direction of the diode determines whether the circuit is a positive or negative clamper. Clamper operation is based on the concept of switching time constants. The capacitor charges through the diode and discharges through the load. As a result, the circuit has two time constants: For the charge cycle, For the discharge cycle, and and (where (where is the resistance of the diode) is the resistance of the load)
Since is normally much greater than , the capacitor charges much more quickly than it discharges. As a result, the input waveform is shifted as illustrated in Figure 4.16. A biased clamper allows a waveform to be shifted above (or below) a dc reference other than 0 V. Several examples of biased clampers are shown in Figure 4-4.
FIGURE Several biased clampers. The circuit in Figure (a) uses a dc supply voltage (V) and a potentiometer to set the potential at the cathode of . By
varying the setting of , the dc reference voltage for the circuit can be varied between approximately 0 V and the value of the dc supply voltage. The zener clamper in Figure (b) uses a zener diode to set the dc reference voltage for the circuit. The dc reference voltage for this circuit is approximately equal to . Note that zener clampers are limited to two varieties:
Negative clampers with positive dc reference voltages Positive clampers with negative dc reference voltages
SJBIT/ECE
Page 33
10ES32

Unit I /c:- Diode Applications - Clampers
First positive cycle :Diode is reverse biased and Vo= 0V. First negative c ycle:Diode is forward biased and capacitor is charging with very low time constant. At negative peak, Vc=Vm.-Vdc After peak diode becomes reverse biased as Vc>Vin. Vo = Vin+Vc Subsequent positive and negative cycles :- Time constant of Capacitor discharge is very high.(=C*100k). In each negative cycle, Vc charges to max. value. In both cycles Vo= Vin + Vc
Staff:- KRS Session (Aug 08 Dec08) TE Department PESIT, Bangalor e 26
SJBIT/ECE
Page 34
10ES32

Positive clamper with waveform in negative side. Swing level decreases with increase in voltage. Swing level is max at Vdc =0 V. Swing level can be varied from 0V to Vm
SJBIT/ECE
Page 35
10ES32

First positive cycle :Diode is reverse biased and Vo= 0V. First negative c ycle:Diode is forward biased and capacitor is charging with very low time constant. At negative peak, Vc=Vm.+Vdc After peak diode becomes reverse biased as Vc>Vin. Vo = Vin+Vc Subsequent positive and negative cycles :- Time constant of Capacitor discharge is very high.(=C*100k). In each negative cycle, Vc charges to max. value. In both cycles Vo= Vin + Vc (Vin is +ive for positve cycle and ive for ve cycle)
SJBIT/ECE
Page 36
10ES32

Positive clamper with waveform in positive side. Swing level increases with increase in voltage. Swing level is min at Vdc =0V. Swing level can be varied from Vm to Vm+Vdc.
SJBIT/ECE
Page 37
10ES32

First positive cycle :Diode is forward biased and capacitor is charging with very low time constant. At positive peak, Vc=Vm.-Vdc After peak, diode becomes reverse biased as Vc>Vin. Vo = Vin-Vc Subsequent negative and positive cycles :- Time constant of Capacitor discharge is very high.(=C*100k). In each positive cycle, Vc charges to max. value. In both cycles Vo= Vin Vc. (Vin is +ive for postive cycle and ive for ve cycle)
30
SJBIT/ECE
Page 38
10ES32

Negative clamper with waveform in positive side. Swing level decreases with increase in voltage. Swing level is max Vdc =0 V. Swing level can be varied from 0 to Vm
SJBIT/ECE
Page 39
10ES32

First positive cycle :Diode is forward biased and capacitor is charging with very low time constant. At positive peak, Vc=Vm.-Vdc After peak, diode becomes reverse biased as Vc>Vin. Vo = Vin-Vc Subsequent negative and positive cycles :- Time constant of Capacitor discharge is very high.(=C*100k). In each positive cycle, Vc charges to max. value. In both cycles Vo= Vin Vc. (Vin is +ive for positive cycle and ive for ve cycle)
32
SJBIT/ECE
Page 40
10ES32

Negative clamper with waveform in negative side only. Swing level increases with increase in voltage. Swing level is min Vdc =0V. Swing level can be varied from -Vm to Vm +VDC).
Troubleshooting Diode Circuits Because diodes are so common in the electronics industry, it is important to be able to troubleshoot and repair systems that employ diodes. Diode defects include: Anode-to-cathode short. Anode-to-cathode open. Low front-to-back ratio. Out-of-tolerance parameters. Tests that can performed on diodes to check for their operation are: Voltage measurements. Ohmmeter tests. Diode testers.
Instruments that used to measure the healthiness of diode are Digital multimeter in diode mode Ohm-meter ( multimeter in resistance mode) Curve tracer
SJBIT/ECE
Page 41
10ES32
Question paper with Solutions

Q. 1 What is the origin of diffusion capacitance. Obtain an expression for the diffusion
capacitance in terms of current in a p-n diode.

(Jan 2004(6), July 2004 (6), Jan 2007 (7), July 2007 (5) ) Jan 2009 (7)
Sol.: In forward biased condition, the width of the depletion region decreases and holes from p side get diffused in 'n' side while electrons from 'n' side move into the p-side the applied voltage increases, concentration of injected charged particles increases. This rate of change of the injected charge with applied voltage is defined as capacitance called diffusion capaacitance.
SJBIT/ECE
Page 42
10ES32
Q 2) Draw a double diode clipper which limits at two independent levels and explain its working.
(Jan 2004(6), July 2004 (8), July 2005 (6), Jan 2007(6))
SJBIT/ECE
Page 43
10ES32
Q. 3 Define the terms P.I.V and regulation as applied to rectifiers. (July 2004 (4), Jan 2008 (4) , Jan 2009 Sol.: i) Peak Inverse Voltage (PIV) : When the diode is not conducting, the reverse voltage gets applied across the diode. The peak value of such voltage decides the peak universe voltage i.e. PIV rating of a diode. Regulation of the output voltage: As the load current changes, load voltage changes. Practically load voltage should remain constant So concept of regulation is to study the effect of change in load current on the load voltage. Q 4) Draw the piece-wise linear volt-ampere characteristics of a p-n diode. Give the circuit model for the ON state and OFF state. Jan./Feb. 2005, July 2007 (10). Another way to analyse the diode circuits is to approximate the V-I characteristics of a diode using only straight lines i.e. linear relationships. In such approximation, the diode forward resistance is neglected and the diode is assumed to conduct instantaneously when applied forward biased voltage Vo is equal to cut-in voltage Vy' And then it is assumed that current increases instantaneously giving straight line nahlre of V-I characteristics. While in reverse biased condition
SJBIT/ECE
Page 44
10ES32
when Vo < 0, the diode does not conduct at all. Hence when diode forward resistance is assumed zero, the circuit model of diode is as shown in the Fig. 1 (a). In reverse biased, the diode is open circuit as shown in the Fig. 1 (b). As the diode conducts at Vo =Vy' the V-I characteristics with straight lines is as shown in the Fig. 1 (c). As the method models the diode with the pieces of straight lines, the name given to such approximation is piecewise-linear method. The characteristics of diode shown in the Fig. 1 (c) are called the piecewise linear diode characteristics. Open circuit For the clipping circuit shown incharacteristic. Assume ideal diode. 150 volts. the following figure, obtain its transfer The input varies linearly from 0 to(7)
Q 5) Sketch and explain the circuit of a double ended clipper using ideal p-n diodes which limit the output between 10 V. (6) (July 2005(6) July 2007(10), July 2008 (10))
Vin = Vim sin w t During positive half cycle, the diode D} becomes forward biased and conducts, only when Vin is greater than battery voltage Vl' So as long as Vin is less that V1 both the diodes are reverse biased and output follows input. When D1 conducts, D2 is OFF and hence the output is constant at V1 volts. This is shown in the Fig. 2
SJBIT/ECE
Page 45
10ES32
In case of negative half cycle, as long as Viis greater than V2' the diodes D1 and D2 both remain reverse biased and the output follows input. Once input goes below V 2 then the diode D2 conducts and output remains constant equal to V2' This is shown in the Fig. 3 (a) and (b).
SJBIT/ECE
Page 46
10ES32
Q 6) Draw the bridge rectifier with capacitor filter and explain. (July 2005(10), june 2008)
SJBIT/ECE
Page 47
10ES32
SJBIT/ECE
Page 48

Q 7) Explain the working of a full wove voltage doubler circuit. 2006,July2008 Jan./Feb.
10ES32
2004.Jan-
Design a power supply usinfS a FWR with capacitance filter to given an output voltage of 10V at 10mA from a 220 Hz, 50 Hz supply. The ripple factor must be less than 0.01. (Jan 2004(10))
Q 8)
SJBIT/ECE
Page 49
10ES32
Q 9) For the clipping circuit shown in characteristic. Assume ideal diode.150 volts.the following figure, obtain its transferThe input varies linearly from 0 to 7
Jan 2005 (10) July 2007 (10) Jan 2009 (10)
SJBIT/ECE
Page 50
10ES32
SJBIT/ECE
Page 51
10ES32
Q 10) Design a full wave' rectifier with a capacitor filter to meet the following specifications. DC output voltage = 15 volts, Load resistance = 1 kD. RMS ripple voltage on capacitor = < 1% of DC output voltage. Assume the AC supply voltage as 230 Volts, 50 Hz. (8)
SJBIT/ECE
Page 52

Jan 2005(10)
10ES32
SJBIT/ECE
Page 53
10ES32
SJBIT/ECE
Page 54
10ES32
Recommended Questions
1. What do you understand by diffusion Capacitance? (Jan /Feb 2004, 6 marks) 2. Draw a doubl diode clipper, which limits at two independent levels and explain its operation (Jan /Feb 2004, 6 marks) 3. what is the origin of diffusion capacitance? (July/ Aub 2004 6 marks) 4. Draw a double diode clipper which limits two independent levels and explain its workin? (July/ Aub 2004 8 marks) 5. Draw a simple clamping circuit and explain its working? (July/ Aub 2004 6 marks) 6. Define the terms P.I.V and regulation as applied to rectifiers (July/ Aub 2004 4marks) 7. Explain the validity of the piecewise linear approximation of the diode model (July/ Aub 2004 4 marks) 8. Draw the piece-wise linear volt-ampere characteristics of a p-n diode. Give the circuit model for the ON state and OFF state. 9. Sketch and explain the circuit of a double ended clipper using ideal p-n diodes which limit the output between +/- 10V (July / Aug 2005 6 marks) 10. Draw the circuit diagram ofa bridge rectifier. Plot its input and output waveforms. (July / Aug 2005- 10 Marks) 11. Explain diffusion capacitance? (Jan/Feb 2007, 6 marks) 12. Draw and explain a double diode clipper circuit, which limits the output at two independent levels?
SJBIT/ECE
Page 55
10ES32
Unit: 2
Hrs: 7
Transistor Biasing: Operating point, Fixed bias circuits, Emitter stabilized biased circuits, Voltage divider biased, DC bias with voltage feedback, Miscellaneous bias configurations, Design operations, Transistor switching networks, PNP transistors, Bias stabilization.
SJBIT/ECE
Page 56
10ES32
2.1 Bipolar transistor biasing

DC Biasing is a static operation. It deals with setting a fixed level of the current which should flow through the transistor with a devised fixed voltage drop across the transistor junctions. Bias establishes the dc operating point for proper linear operation of an amplifier. The proper flow of zero signal collector current and the maintenance of proper collector emitter voltage during the passage of signal is known as transistor. The purpose of dc biasing of a transistor is to obtain certain dc collector current at a certain dc collector voltage. These values of current and voltage define the point at which transistor operates. This point is known as operating point. The transistor functions most linearly when it is constrained to operate in its active region. Once an operating point Q is established, time-varying excursions of the input signal should cause an output signal of the same wave form. If the output is not the one desired, i.e., the o/p does not suit the required conditions, the operating point is unsatisfactory and should be relocated on the output characteristics.
Now, about choosing the operating point, we should note that the transistor cannot be operated everywhere in the active region even if we have the liberty to choose the external circuit parameters. This is because of the various transistor ratings which limit the range of operation. These ratings are maximum collector dissipation Pcmax, maximum collector voltage V cmax, and maximum collector current Icmax & maximum emitter to base voltage VEBmax.
Requirements upon biasing circuit

The operating point of a device, also known as bias point or quiescent point (or simply Q-point), is the DC voltage and/or current which, when applied to a device, causes it to operate in a certain desired fashion.
SJBIT/ECE
Page 57
10ES32
1. For analog circuit operation, the Q-point is placed so the transistor stays in active mode (does not shift to operation in the saturation region or cut-off region) when input is applied. For digital operation, the Q-point is placed so the transistor does the contrary - switches from "on" to "off" state. Often, Q-point is established near the center of active region of transistor characteristic to allow similar signal swings in positive and negative directions. 2. Q-point should be stable. In particular, it should be insensitive to variations in transistor parameters (for example, should not shift if transistor is replaced by another of the same type), variations in temperature, variations in power supply voltage and so forth. 3. The circuit must be practical: easily implemented and cost-effective.
Note on temperature dependence

At constant current, the voltage across the emitter-base junction VBE of a bipolar transistor decreases about 2 mV for each 1C rise in temperature. Oppositely, if VBE: is held constant and the temperature rises, I C increases, also increasing the power consumed in the transistor, tending to further increase its temperature. Unless steps are taken to control this positive feedback of increased temperature increased current increased temperature, thermal runaway ensues. An electrical approach to avoid thermal runaway is to use negative feedback, as described in conjunction with some of the circuits below. A different approach is to use heat sinks that carry away the extra heat.
Comparison between various configurations for a given transistor sample
SJBIT/ECE
Page 58
10ES32
2.2 BIAS STABILITYThere are two reasons for the operating point to shift. First ly, the transistor parameters such as , VBE are not the same for every transistor, even of the same type. Secondly, the transistor parameters (,IC0 , VBE ) are functions of temperature. It is therefore, very important that biasing network be so designed that operating point should be independent of transistor parameter variations. The techniques normally used to do so maybe classified into1.Stabilization techniques 2. Compensation techniques
STABILITY FACTORAs Ic is a function of ICO , VBE, & , it is convenient to introduce three partial derivatives of I C w.r.t these variables. These are called stability factors S,S&S and defined as follows: S = (Ic / ICO ) = (1+ )[ (1+(Rb/Re))/(1+ +(Rb/Re))] S = (Ic / VBE ) = -/Re [1+ +(Rb/Re)] S = (Ic / ) (Ic1/1) [ (1+(Rb/Re))/(1+ 2+(Rb/Re))]
Types of bias circuit

The following discussion treats five common biasing circuits used with bipolar transistors: 1. 2. 3. 4. 5. Fixed bias Collector-to-base bias Fixed bias with emitter resistor Voltage divider bias Emitter bias
SJBIT/ECE
Page 59
10ES32
Fixed bias (base bias)
Fixed bias (Base bias) This form of biasing is also called base bias. In the example image on the right, the single power source (for example, a battery) is used for both collector and base of transistor, although separate batteries can also be used. In the given circuit, VCC = IBRB + Vbe Therefore, IB = (VCC - Vbe)/RB For a given transistor, Vbe does not vary significantly during use. As VCC is of fixed value, on selection of RB, the base current IB is fixed. Therefore this type is called fixed bias type of circuit. Also for given circuit, VCC = ICRC + Vce Therefore, Vce = VCC - ICRC From this equation we can obtain V ce. Since IC = IB, we can obtain IC as well. In this manner, operating point given as (VCE,IC) can be set for given transistor. Merits: It is simple to shift the operating point anywhere in the active region by merely changing the base resistor (RB). Very few number of components are required.
SJBIT/ECE
Page 60

Demerits:
10ES32
The collector current does not remain constant with variation in temperature or power supply voltage. Therefore the operating point is unstable. When the transistor is replaced with another one, considerable change in the value of can be expected. Due to this change the operating point will shift. Usage: Due to the above inherent drawbacks, fixed bias is rarely used in linear circuits, ie. those circuits which use the transistor as a current source. Instead it is often used in circuits where transistor is used as a switch.
Collector-to-base bias
Collector-to-base bias In this form of biasing, the base resistor RB is connected to the collector instead of connecting it to the battery VCC. That means this circuit employs negative feedback to stabilize the operating point. From Kirchhoff's voltage law, the voltage across the base resistor is VRb = VCC - (IC + Ib)RC - Vbe. From Ohm's law, the base current is Ib = VRb / Rb. The way feedback controls the bias point is as follows. If V be is held constant and temperature increases, collector current increases. However, a larger I C causes the voltage drop across resistor RC to increase, which in turn reduces the voltage VRb across the base resistor. A lower base-resistor voltage drop reduces the base current, which results in less collector current, so increase in collector current with temperature is opposed, and operating point is kept stable. For the given circuit, IB = (VCC - Vbe) / (RB+RC).
SJBIT/ECE
Page 61

Merits:
10ES32
Circuit stabilizes the operating point against variations in temperature and (ie. replacement of transistor) Demerits: In this circuit, to keep IC independent of the following condition must be met:
which is approximately the case if RC >> RB. As -value is fixed for a given transistor, this relation can be satisfied either by keeping R C fairly large, or making RB very low. If RC is of large value, high VCC is necessary. This increases cost as well as precautions necessary while handling. If RB is low, the reverse bias of the collector-base is small, which limits the range of collector voltage swing that leaves the transistor in active mode. The resistor RB causes an ac feedback, reducing the voltage gain of the amplifier. This undesirable effect is a trade-off for greater Q-point stability. Usage: The feedback also decreases the input impedance of the amplifier as seen from the base, which can be advantageous. Due to the gain reduction from feedback, this biasing form is used only when the trade-off for stability is warranted.
2.3 Fixed bias with emitter resistor
Fixed bias with emitter resistor
SJBIT/ECE
Page 62
10ES32
The fixed bias circuit is modified by attaching an external resistor to the emitter. This resistor introduces negative feedback that stabilizes the Q-point. From Kirchhoff's voltage law, the voltage across the base resistor is VRb = VCC - IeRe - Vbe. From Ohm's law, the base current is Ib = VRb / Rb. The way feedback controls the bias point is as follows. If V be is held constant and temperature increases, emitter current increases. However, a larger Ie increases the emitter voltage Ve = IeRe, which in turn reduces the voltage VRb across the base resistor. A lower base-resistor voltage drop reduces the base current, which results in less collector current because I c = IB. Collector current and emitter current are related by I c = I e with 1, so increase in emitter current with temperature is opposed, and operating point is kept stable. Similarly, if the transistor is replaced by another, there may be a change in I C (corresponding to change in value, for example). By similar process as above, the change is negated and operating point kept stable. For the given circuit, IB = (VCC - Vbe)/(RB + (+1)RE). Merits: The circuit has the tendency to stabilize operating point against changes in temperature and -value. Demerits: In this circuit, to keep IC independent of the following condition must be met:
which is approximately the case if ( + 1 )RE >> RB. As -value is fixed for a given transistor, this relation can be satisfied either by keeping R E very large, or making RB very low. If RE is of large value, high VCC is necessary. This increases cost as well as precautions necessary while handling. If RB is low, a separate low voltage supply should be used in the base circuit. Using two supplies of different voltages is impractical. In addition to the above, RE causes ac feedback which reduces the voltage gain of the amplifier.
SJBIT/ECE
Page 63

Usage:
10ES32
The feedback also increases the input impedance of the amplifier as seen from the base, which can be advantageous. Due to the above disadvantages, this type of biasing circuit is used only with careful consideration of the trade-offs involved.
2.4 Voltage divider bias
Voltage divider bias The voltage divider is formed using external resistors R1 and R2. The voltage across R2 forward biases the emitter junction. By proper selection of resistors R1 and R2, the operating point of the transistor can be made independent of . In this circuit, the voltage divider holds the base voltage fixed independent of base current provided the divider current is large compared to the base current. However, even with a fixed base voltage, collector current varies with temperature (for example) so an emitter resistor is added to stabilize the Q-point, similar to the above circuits with emitter resistor. In this circuit the base voltage is given by:
voltage across
provided Also For the given circuit,
SJBIT/ECE
Page 64

Merits: Unlike above circuits, only one dc supply is necessary. Operating point is almost independent of variation. Operating point stabilized against shift in temperature. Demerits: In this circuit, to keep IC independent of the following condition must be met:
10ES32
which is approximately the case if
where R1 || R2 denotes the equivalent resistance of R1 and R2 connected in parallel. As -value is fixed for a given transistor, this relation can be satisfied either by keeping RE fairly large, or making R1||R2 very low. If RE is of large value, high VCC is necessary. This increases cost as well as precautions necessary while handling. If R1 || R2 is low, either R1 is low, or R2 is low, or both are low. A low R1 raises VB closer to VC, reducing the available swing in collector voltage, and limiting how large R C can be made without driving the transistor out of active mode. A low R 2 lowers Vbe, reducing the allowed collector current. Lowering both resistor values draws more current from the power supply and lowers the input resistance of the amplifier as seen from the base. AC as well as DC feedback is caused by RE, which reduces the AC voltage gain of the amplifier. A method to avoid AC feedback while retaining DC feedback is discussed below. Usage: The circuit's stability and merits as above make it widely used for linear circuits.
Voltage divider with AC bypass capacitor
SJBIT/ECE
Page 65
10ES32
Voltage divider with capacitor The standard voltage divider circuit discussed above faces a drawback - AC feedback caused by resistor RE reduces the gain. This can be avoided by placing a capacitor (C E) in parallel with RE, as shown in circuit diagram. This capacitor is usually chosen to have a low enough reactance at the signal frequencies of interest such that RE is essentially shorted at AC, thus grounding the emitter. Feedback is therefore only present at DC to stabilize the operating point. Of course, any AC advantages of feedback are lost. Of course, this idea can be used to shunt only a portion of RE, thereby retaining some AC feedback.
Emitter bias
SJBIT/ECE
Page 66
10ES32
When a split supply (dual power supply) is available, this biasing circuit is the most effective. The negative supply VEE is used to forward-bias the emitter junction through R E. The positive supply VCC is used to reverse-bias the collector junction. Only three resistors are necessary. We know that, VB - VE = Vbe If RB is small enough, base voltage will be approximately zero. Therefore emitter current is, IE = (VEE - Vbe)/RE The operating point is independent of if RE >> RB/ Merit: Good stability of operating point similar to voltage divider bias. Demerit: This type can only be used when a split (dual) power supply is available. Stability factors S (ICO) = IC / IC0 S (VBE) = IC / VBE S () = IC / Networks that are quite stable and relatively insensitive to temperature variations have low stability factors. The higher the stability factor, the more sensitive is the network to variations in that parameter. S( ICO) bias configuration Analyze S( ICO) for emitter fixed bias configuration Voltage divider configuration
For the emitter bias configuration, S( ICO) = ( + 1) [ 1 + RB / RE] / [( + 1) + RB / RE] If RB / RE >> ( + 1) , then S( ICO) = ( + 1)
SJBIT/ECE
Page 67

For RB / RE <<1, S( ICO) 1
10ES32
Thus, emitter bias configuration is quite stable when the ratio RB / RE is as small as possible. Emitter bias configuration is least stable when RB / RE approaches ( + 1) . Fixed bias configuration S( ICO) = ( + 1) [ 1 + RB / RE] / [( + 1) + RB / RE] = ( + 1) [RE + RB] / [( + 1) RE + RB] By plugging RE = 0, we get S( ICO) = + 1 This indicates poor stability.
Voltage divider configuration S( ICO) = ( + 1) [ 1 + RB / RE] / [( + 1) + RB / RE] Here, replace RB with Rth S( ICO) = ( + 1) [ 1 + Rth / RE] / [( + 1) + Rth / RE] Thus, voltage divider bias configuration is quite stable when the ratio Rth / RE is as small as possible.
Physical impact In a fixed bias circuit, IC increases due to increase in IC0. [IC = IB + (+1) IC0] IB is fixed by VCC and RB. Thus level of IC would continue to rise with temperature a very unstable situation. In emitter bias circuit, as IC increases, IE increases, VE increases. Increase in VE reduces IB. IB = [VCC VBE VE] / RB. A drop in IB reduces IC.Thus, this configuration is such that there is a reaction to an increase in IC that will tend to oppose the change in bias conditions. In the DC bias with voltage feedback, as IC increases, voltage across RC increases, thus reducing IB and causing IC to reduce. The most stable configuration is the voltage divider network. If the condition RE >>10R2, the voltage VB will remain fairly constant for changing levels of IC. VBE = VB VE, as IC increases, VE increases, since VB is constant, VBE drops making IB to fall, which will try to offset the increases level of IC. S(VBE)
SJBIT/ECE
Page 68
10ES32
S(VBE) = IC / VBE For an emitter bias circuit, S(VBE) = - / [ RB + ( + 1)RE] If RE =0 in the above equation, we get S(VBE) for a fixed bias circuit as, S(VBE) = - / RB. For an emitter bias, S(VBE) = - / [ RB + ( + 1)RE] can be rewritten as, S(VBE) = - (/RE )/ [RB/RE + ( + 1)] If ( + 1)>> RB/RE, then S(VBE) = - (/RE )/ ( + 1) = - 1/ RE The larger the RE, lower the S(VBE) and more stable is the system. Total effect of all the three parameters on IC can be written as, IC = S(ICO) ICO + S(VBE) VBE + S( ) General conclusion: The ratio RB / RE or Rth / RE should be as small as possible considering all aspects of design.
SJBIT/ECE
Page 69
10ES32
Question paper with Solutions

Q 1) Desigh a self bias transistor circuit for a stability of s< 5. The give date is as follows:
Jan 2004(8)
SJBIT/ECE
Page 70
10ES32
SJBIT/ECE
Page 71
10ES32
SJBIT/ECE
Page 72

Q 2) For a self bias circuit, derive an expression for the stability factor s. July 2004(8)
10ES32
SJBIT/ECE
Page 73
10ES32
SJBIT/ECE
Page 74
10ES32
SJBIT/ECE
Page 75
10ES32
SJBIT/ECE
Page 76
10ES32
Q 4.
Jan 2005 (10) JAN2009(10)
SJBIT/ECE
Page 77
10ES32
Q 5) In the circuit of Fig. 9 given below, Vcc = 10V, Rc = 1.5 kn, ICQ = 2 mA, VCE = 5V, VBE = 0.7 V, 0 S ~ 5. Find R] and R2. July 2005 (9),July2009(9)
= 50 and stability factor
SJBIT/ECE
Page 78
10ES32
SJBIT/ECE
Page 79
10ES32
Q. 6
SJBIT/ECE
Page 80
10ES32
July 2006 (10)
SJBIT/ECE
Page 81
10ES32
SJBIT/ECE
Page 82
10ES32
SJBIT/ECE
Page 83
10ES32
Recommended Questions
1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. What are the causes of instability in a transistor? Explain them in brief.(Jan/Feb 2006, 5 marks) Discuss the causes for bias instability in a transistor(July / Aug 2005, 5 marks) What is meant by biasing of a transistor? List the different types of transistor biasing circuits. What to do you mean by operating point of a transistor? Draw the output characteristic of transistor with various limits of operation and explain it. Differentiate the active region, saturating region and cut off region of a transistor with the requirement of biasing. Analyze the fixed bias circuit operation and derive the expression for operating point (Iceq, Vceq) Vce max and Ic max Analyse the Emitter bias circuit operation and derive the expression for operating point (Iceq, Vceq) Vce max and Ic max What are the different areas of operation in the BJT Characteristic curve? And explain them. Analyse the voltage divider bias circuit operation and derive the expression for operating point (Iceq, Vceq) Vce max and Ic max (using both approximate and exact method) List out the various types of biasing circuits and compare their merits and demerits. What do you understand of designing the transistor bias circuit? List the parameters to be calculated and list the parameters required to design. What is meant by transistor switching circuit? Explain with the required biasing. What do you mean by stabilization? Give the essential requirements of stabilization Differentiate between saturation, linear region & cutoff region of transistor operation & show this in the characteristic curve Explain the fixed bias of transistor with circuit diagram and output equations What is meant by biasing of a transistor? List the different types of transistor biasing circuits a) Draw the transistor amplifier with the fixed bias circuit using the given component values Input coupling Capacitor C1 =10uF, RB= 240Kohm, RC = 22Kohm VCC= +12V Output coupling capacitor C2 = 10uF, Beta = 50 Input signal is ac signal b)Determining the following for the fixed bias transistor configuration i)Ibq & Icq ii) Vceq iii) VB & Vc iv) VBC v)Ve Recalculate for B =100 and compare the results 19. a) Draw the transistor amplifier with the Emitter bias circuit using the given component values Input coupling Capacitor C1 =10uF, RB= 510Kohm, RC = 2.4Kohm, RE= 1.5K ohm VCC= +20V Output coupling capacitor C2 = 10uF, Beta = 100 Input signal is ac signal b)Determining the following for the Emitter bias transistor configuration i)Ibq & Icq ii) Vceq iii) VB & Vc iv) VBC v)Ve Recalculate for B =50 and compare the results a) Draw the transistor amplifier with the voltage divider bias circuit using the given component values Input coupling Capacitor C1 =10uF, R1= 62Kohm, R2=9.1 kohm, RC = 3.9 k ohm, RE= 0.68 k ohm VCC= +16V Output coupling capacitor C2 = 10uF, Beta = 80 Input signal is ac signal b)Determining the following for the voltage divider bias transistor configuration i)Ibq & Icq ii) Vceq iii) VB & Vc iv) VBC v)Ve
20.
SJBIT/ECE
Page 84

Recalculate for B =50 and compare the results 21. 22. 23. 24. 25. 26.
10ES32
Explain the concept of Load line in case of transistors and thus discuss the biasing techniques applied to NPN transistors What do you mean by bias stabilization? Define stability factor. Find the relationship between stability factor and Ib? What is its ideal value? Give the essential requirements of stabilization of transistor Design the transistor inverter with Rb & RC , Vcc=5V to operate with saturation current of 8mA, B=100. Use level of Ib equal to 120% Ibmax and standard resistor values. Write short notes on Relay driver circuit using transistor.
SJBIT/ECE
Page 85
10ES32
Unit: 3
Hrs: 6
Transistor at Low Frequencies: BJT transistor modeling, Hybrid equivalent model, CE Fixed bias configuration, Voltage divider bias, Emitter follower, CB configuration, Collector feedback configuration, Hybrid equivalent model.
SJBIT/ECE
Page 86
10ES32
3.1 AC Analysis of BJT transistors Two types of analyses are usually used depending on the voltage and currents of the input ac signal relative to the bias voltages and currents. They are small-signal analysis and large-signal analysis. In ac analysis of BJT amplifier is done using small signal analysis, Amplification in the AC domain The transistor can be employed as an amplifying device. That is, the output sinusoidal signal is greater than the input signal or the ac input power is greater than ac input power. How the ac power output can be greater than the input ac power? Conservation- output power of a system cannot be larger than its input and the efficiency cannot be greater than 1. The input dc plays an important role in the amplification and contributes in increasing its level to the ac domain where the conversion will become as =Po(ac)/Pi(dc)
The superposition theorem is applicable for the analysis and design of the dc & ac components of a BJT network. It permits the separation of the analysis of the dc & ac responses of the system. In other words, one can make a complete dc analysis of a system before considering the ac response. Once the dc analysis is complete, the ac response can be determined by doing a complete ac analysis. Important Parameters for the ac analysis Zi, Zo, Av, Ai are important parameters for the analysis of the AC characteristics of a transistor circuit.
Using equivalent circuit
Zi = Vi/Ii where Ii= (Vs-Vi)/Rsense Where Rsense is very low value resistor used to measure input current
SJBIT/ECE
Page 87
10ES32
Zo= Vo/Io where Io= (V-Vo)/Rsense Where Rsense is very low value resistor used to measure output current
Av = Vo/Vi AVNL = Vo/Vi with RL = infinite AVNL > AVLoad Ai = Io/Ii It also can be calculated as Ai = -AvZi/RL
Phase Relationship The phase relationship between input and output signal depends on the amplifier Common Emitter : 180 degrees Common - Base : 0 degrees Common Collector: 0 degrees AC analysis using equivalent circuit:Schematic symbol for the device can be replaced by this equivalent circuit. Basic methods of circuit analysis are applied. DC levels are important to determine the Q-point. Once determined, the DC level can be ignored in the AC analysis of the network. Coupling capacitors & bypass capacitor are chosen, to have a very small reactance at the frequency of applications. The AC equivalent of a network is obtained by: Setting all DC sources to zero & replacing them by a short-circuit equivalent. Replacing all capacitors by a short-circuit equivalent. Removing all elements bypassed by short-circuit equivalent. Redrawing the network.
SJBIT/ECE
Page 88
10ES32
The first step in modeling the ac behavior of the transistor is to determine its ac equivalent circuit and use it to replace the transistor circuit symbol in the schematic. Normal circuit analysis is then performed. To explain the transistor operation during small signal analysis, one of three models are usually used: the re model, the hybrid model, and the hybrid equivalent model. The re model is a reduced version of the hybrid model which is exclusively used for high frequency analysis. Disadvantage Re model- It fails to account the output impedance level of device and feedback effect from output to input. Hybrid equivalent model-It is limited to specified operating condition in order to obtain accurate result. A device model is a combination of properly chosen circuit elements that best approximates the actual behavior of the device under specific operating conditions. The subsequent figures shows an example of how a typical CE circuit is usually converted to its ac equivalent circuit. This is achieve by setting all DC sources as ground potential (or ac ground) and capacitors as ac shorts and with small signal ac modeling of a transistor circuit
Short out capacitors Set Vdc to ac gnd
Re-arranging
SJBIT/ECE
Page 89
10ES32
3.2 The Hybrid Model The hybrid model is used for high frequency modeling of the transistor. We will apply this to frequency analysis discussions later on.
The re Model This model is more suitable for when transistor circuit is used at dc and low frequencies (e.g. audio). Its the same as the hybrid model except that the high frequency components are not included
Transistor Models In this session, we will only be looking re model, and hybrid equivalent model..
The re transistor model Common Base PNP Configuration
Transistor is replaced by a single diode between E & B, and control current source between B & C. Collector current Ic is controlled by the level of emitter current Ie. For the ac response the diode can be replaced by its equivalent ac resistance.
SJBIT/ECE
Page 90
10ES32
The ac resistance of a diode can be determined by the equation; where ID is the dc current through the diode at the Q-point. 26mV re IE
Input impedance is relatively small and output impedance quite high. Z i .reCB Input impedance ranges from a few to max 50 Typical values are in the M . Zo CB
The common-base characteristics

output vol tage : Vo I o RL ( I C ) RL I e RL input volt age : Vi Ii Zi IeZi I e re voltage gain : AV VO Vi RL re RL re I e RL I e re
Voltage Gain
AV
SJBIT/ECE
Page 91
10ES32
Current Gain The fact that the polarity of the Vo as determined by the current IC is the same as defined by figure below. It reveals that Vo and Vi are in phase for the common-base configuration.
Ai Ai
Io Ii
IC Ie 1
Ie Ie
Approximate model for a common-base npn transistor configuration Example 1: For a common-base configuration in figure below with IE=4mA, =0.98 and AC signal of 2mV is applied between the base and emitter terminal: a) Determine the Zi b) Calculate Av if RL=0.56k c) Find Zo and Ai Solution: 26m 26m a) Zi re 6.5 Ic IE 4m I
c
c) Zo
Io Ii 0.98
re b
Ic Ie
Ai
b common-base re equivalent cct
b) Av
RL re
0.98(0.56k ) 6.5
84.43
SJBIT/ECE
Page 92
10ES32
Example 2: For a common-base configuration in previous example with I e=0.5mA, =0.98 and AC signal of 10mV is applied, determine: a) Zi b) Vo if RL=1.2k c) Av d)Ai e) Ib
Solution : a) Zi Vi Ie 10m 0.5m 20
b) Vo
IcRL
IeRL
0.98(0.5m)(1.2k) 588mV
d) Ai Common Emitter NPN Configuration Base and emitter are input terminals. Collector and emitter are output terminals.
0.98
Vo 588m Vi 10m e) Ib Ie - Ic Ie - Ie 0.5m(1 ) 0.5m(1 0.98) 10 A c) Av
58.8
Substitute re equivalent circuit Current through diode Input impedance

input impedance : Z i input volt age : Vi Vi Ii I e re ( so that Zi Zi ( ( 1) I b re 1) I b re Ib 1)re Zi re Vbe Ib
Ic e Ie
I cI b I b ( 1) I b
Ib Ib
Ib
usually greater than 1 ;
The output graph
SJBIT/ECE
Page 93
10ES32
Output impedance Zo
Ii=Ib c
Ib
Ii=Ib = 0A c
Ib 0A
re e Voltage Gain
ro e
Vs=0V e
re
ro e
r for the C-E transistor configuration e model output vol tage : V I o RL o Vo I c RL re model for common-emitter I b RL Io Ai input volt age : Vi I i Z i Ii re model for common-emitter I b re Ai Vo I b RL so that AV Vi I b re RL AV re
Current Gain
IC Ib Ib Ib
Zo Zo
ro (open cct, high impedance)
if ro is ignored thus the
Example 3: Given =120 and IE(dc)=3.2mA for a common- emitter configuration with ro= a) Zi b)Av if a load of 2 k is applied c) Ai with the 2 k load
Solution : 26m 26m a) re 8.125 IE 3.2m Zi re 120(8.125) 975
, determine:
b)Av
RL re
2k 8.125
246.15
Example 4: Using the npn common-emitter configuration, determine the following if =80, IE(dc)=2 mA and Solution : ro=40 k . a) Zi b) Ai if RL =1.2k c) Av if RL=1.2k 26m 26m a) re 13 Solution (cont) I E 2 m Io IL Ii=Ib b) Ai Zi re 80(13) 1.04k b Ii Ib c
re e
Ib
ro
re model for the C-E transistor configuration
ro ( Ib ) r o RL ro ( Ib ) RL Ai r o RL Ib 77.67
Io IL
ro ro RL
40k (80) 40k 1.2k
c) Ai
Io Ii
120
SJBIT/ECE
Page 94
10ES32
c) Av
RL ro re
1.2k 40k 13
89.6
Common Collector Configuration For the CC configuration, the model defined for the common-emitter configuration is normally applied rather than defining a model for the common-collector configuration.
3.3 The re Transistor Model for the CE Fixed Biased Configuration
and ro are given in spec sheet; and re is determined from dc analysis Ac analysis Input impedance, Zi =Vi/Ii From the figure, it is clear that, Ii = IRB+IB = Vi/RB+Vi/re = Vi(1/RB +1/re) Zi = Vi/Ii= (1/RB +1/re) i.e Zi = RB// re
SJBIT/ECE
Page 95

Output impedance Zo=Vo/Io By keeping Vi=0, Ii=0 So IB =0 i.e open in output side. Output current Io= Vo(1/ro+1/Rc) So, Output impedance Zo = Vo/Io = Rc//ro Rc when ro>>Rc or ro>10Rc Voltage gain Av=Vo/Vi Vo= -IB(Rc//ro) = -(Vi/ re )(Rc//ro) by replacing IB= Vi/ re = -Vi Rc//ro /re Av= Vo/Vi =-( Rc//ro)/re -Rc/re -ive sign indicates the 1800 phase shift between input & output voltage signal Current gain Ai =Io/Ii Ii =Vi/Zi Io=Vo/RL Ai= Io/Ii = (Vo/RL)/(Vi/Zi)= -AvZi/RL 3.4 Ac analysis for Voltage divider circuit
10ES32
Example It is similar to that of fixed bias circuit with RB is replaced by R1//R2 So Zi = R1//R2 //re here R1//R2 is comparitely smaller value than that of RB in fixed n\bias. So it may not be possible to ignore R1//R2 in calculation of Zi. So Zi with voltage divider is lesser than that of fixed bias Zo =Rc//roRc Same as that of fixed bias. Av =-(Rc//ro)/re Rc/re Same as that of fixed bias
Hybrid Equivalent Model The hybrid parameters: hie, hre, hfe, hoe are developed and used to model the transistor. These parameters can be found in a specification sheet for a transistor. hi = input resistance hr = reverse transfer voltage ratio (Vi/Vo) hf = forward transfer current ratio (Io/Ii)
SJBIT/ECE
Page 96

ho = output conductance General h-Parameters for any Transistor Configuration
10ES32
Vi =f1 (Ii, Vo) and Io =f2((Ii, Vo) Vi = h11Ii+h12Vo Io=h21Ii+h22Vo Where h11 = Vi/Ii with Vo=0 ie short circuit input resistance, unit , & designated as hi h12 = Vi/Vo with Ii=0 ie open circuit reverse transfer voltage ratio, unitless, & designated as hr h21 = Io/Ii with Vo=0 ie short circuit forward transfer current ratio, unitless, & designated as hf h22 = Vo/Io with Ii=0 ie open circuit output conductance, unit Siemens & designated as ho So hi,hr,hf & ho are called hybrid parameters By placing second subscript as b for CB, c for CC and e for CE, we can get hybrid parameters for each configuration. Simplified General h-Parameter Model The above model can be simplified based on these approximations: hr =0 therefore hrVo = 0 and 1/ho =
Common-Emitter h-Parameters
ac fe hie =25mV/IBQ =hfeIBQ/IEQ hfe =ac
SJBIT/ECE
Page 97
10ES32
Common-Base h-Parameters
hib =25mV/IEQ hib=-ac = -1 3.5 Common-Emitter (CE) Fixed-Bias Configuration
The input (Vi) is applied to the base and the output (Vo) is from the collector. The Common-Emitter is characterized as having high input impedance and low output impedance with a high voltage and current gain. Determine hfe, hie, and hoe: hfe and hoe: look in the specification sheet for the transistor or test the transistor using a curve tracer. hie: calculate hie using DC analysis: hie =25mV/IBQ =hfe25mV/IEQ Input impedance Zi = RB//hie hie if RB > 10hie Output impedance Zo= Rc//(1/ho) Rc if 10Rc << 1/ho
SJBIT/ECE
Page 98
10ES32
Voltage gain
Av
hfeRc //(1 / ho) hie
hfeRc hie if 1/ho>10Rc
Current gain Ai hfe if RB>10hie & 1/ho>10Rc Or Ai = -AvZi/Rc Phase Relationship
The phase relationship between input and output is 180 degrees. The negative sign used in the voltage gain formulas indicates the inversion. CE Voltage-Divider Bias Configuration
Input impedance Zi = R1//R2//hie Output impedance Zo= Rc//(1/ho) Rc if 10Rc << 1/ho
Voltage gain
Av
hfeRc //(1 / ho) hie
hfeRc hie if 1/ho>10Rc
SJBIT/ECE
Page 99
10ES32
Current gain Ai hfe if RB>10hie & 1/ho>10Rc Or Ai = -AvZi/Rc Phase Relationship A CE amplifier configuration will always have a phase relationship between input and output is 180 degrees. This is independent of the DC bias. CE Emitter-Bias Configuration Unbypassed RE
Input impedance Zi = RB//hie+(1+hfeRE) Output impedance Zo= Rc//(1/ho) Rc if 10Rc << 1/ho
Av
Voltage gain Av
h fe Rc //(1 / hoe ) hie (1 hfe) RE hfeRc hie hfeRE hie
hfeRc hie (1 hfe) RE Rc hfe RE

if 1/ho>10Rc, 1+hfe hfe
h fe ( R1 // R 2) 1
Current Gain Ai =
Io / Ii
(1
hoe
hoe = -AvZi/Rc RC ) (( R1 // R 2) hie
For Emitter follower circuit Zi = RB//(1+)(re+RE) = RB// RE if RE > 10re & 10RE<RB ( hfe RE in hybrid eq circuit) Zo = re//RE =re ( hie/hfe in hybrid eq ckt) Av = RE /(re+RE) = RE/RE =1
SJBIT/ECE
Page 100
10ES32
3.6 For CB amplifier Zi = RE//re =re ( hib in hybrid eq ckt) Zo = Rc//ro=Rc AV = Rc/re ( Rc/hib) Effect of load resistance and source impedance:AvNL >AVL>AVs Both load resistance & source impedance reduces the gain If load resistance is very low compare to Zo, gain reduces drastically If source impedance is very high compare to Zi gain reduces. If we consider output equivalent circuit as voltage source with value AvNL , inseries with output impedance Zo we can find the reduction factor as below If AVNL is the no load gain, AVL is the gain with load RL, AVs is the gain with load and source resitance rs Then Zi AVL AV N L Zi rs RL RL Zi AVs AVL AV N L RL Ro Zi rs RL Ro
SJBIT/ECE
Page 101
10ES32
Question paper with solution:

Q.1 a) Draw the hybrid model of a transistor and explain the significance of each element. Jan2004( 6),jan2006(5),july2006(5),jan2007(6) Sol. : hIe It is the short circuit input impedance h 21- forward current gain h 12 - Reverse Voltage gain h22 - Output admittance
SJBIT/ECE
Page 102
10ES32
SJBIT/ECE
Page 103
10ES32
Q 2) State and prove Miller's theorem (Jan2004[6],July2005(5),Jan2006,July2006,Jan2007) Sol. : Statement: An impedance Z connected as a feedback element can be reflected towards the input port and the output port This helps in the simplification of analysis.
SJBIT/ECE
Page 104
10ES32
4) Using h-parameter model for a transistor in C.E. configuration, Derive expressions for AI' Zi Av and Yo of the amplifier. ( Jan2006(12)july2006(9),july2007(8),jun2008) Ans. : Let us consider the h-parameter equivalent circuit for the amplifier, as shown in the Fig. .
SJBIT/ECE
Page 105
10ES32
SJBIT/ECE
Page 106
10ES32
SJBIT/ECE
Page 107
10ES32
b) The transistor amplifier shown in Fig.IO uses a transistor whose h-parameters are hie = 1.1 kQ, hfe = 50, h'e = 2.5x10-4 and l/hoe = 40 kQ. Calculate 1 Ai - -,0 Av, Avs , Ro and R (July Aug 2005);
SJBIT/ECE
Page 108
10ES32
SJBIT/ECE
Page 109
10ES32
Recommended Question:
1. 2. 3. 4. 5. 6. 7. 8. 9. 10. List the three models used in small signal ac analysis of transistor and compare them. Explain conversion efficiency. What are the significances of transistor equivalent circuit/model? Define the h-parameters and draw the small signal value for CE configuration List out the various steps to get the ac equivalent circuit of transistor used in small signal ac analysis. Explain the hybrid equivalent model of transistor for both common emitter configuration. What are h-parameters? Explain them. What is current gain? Derive its equation. Explain the two- port systems Derive the Thevinins equivalent parameters Derive the Approximate and complete hybrid equivalent parameters for i)fixed bias config ii) Voltage divider config. iii)Unbypassed emitter bias config Compare the re model parameters and hybrid model parameters. Write two port system notations for an operation amplifier with & without load. State and explain the dual of Millers theorem? (Jan 2006 5 marks) 14. What are the advantages of h-parameters? (Jan 2006 5 marks) 15. Using Millers theorem, draw the equivalent circuit between C and E. Applying KcL to the network, show that the above value of k is obtained? 16. Draw the hybrid small signal model of a transistor and explain the significance of each component of the model? 17. Using h- parameter model for a transistor in C.E. configuration, derive expressions for Ar, Zp, Av and Yo of the amplifier 18. Explain how h-parameter can be obtained from the static characteristics of a transistor 19. The transistor amplifier shown in Fig.IO uses a transistor whose h-parameters are hie = 1.1 kQ, hfe = 50, h'e = 2.5x10-4 and l/hoe = 40 kQ. Calculate 1 Ai - -,0 Av, Avs , Ro and R
11. 12. 13.
SJBIT/ECE
Page 110
10ES32
Unit: 4
Hrs: 6
Transistor Frequency Response: General frequency considerations, low frequency response, Miller effect capacitance, High frequency response, multistage frequency effects.
SJBIT/ECE
Page 111
10ES32
4.1 Frequency response:- is the study of amplifier performance over a wide range of frequencies. It is
observed that, at lower and higher frequencies, gain reduces gradually as shown below:
. Why Av drop at lower & higher frequencies:- The decrease in gain at lower frequency is due to the effect of network capacitors Input coupling capacitor Ccs, Output coupling capacitor Cco Bypass capacitor CE The reactance of the above capacitors is close zero at normal or higher frequencies, so considered as short in ac analysis. However at lower frequencies, reactance is quite high compare to the resistances of the circuit and hence can not be ignored. These reactances appear in the input, output and across emitter resistor reduces the gain. The reason for decrease in gain at higher frequencies is due to the interelectrode or parasitic or junction capacitances between terminals of BJT. The value of these capacitors are very low compare to Ccs, Cco & CE . They are in order of pF or nF. So at normal or lower frequencies, the reactance is very high and considered as open. But at very high frequencies, the reactance decreases and appear parallel to input & output capacitances and provides leakage path , hence voltage gain reduces. The frequency at which gain is 1/2 is corner frequency, break frequency or half power frequency. Lower corner frequency is designated as f1 or fLand higher corner frequency is designated as f2 or fH. Difference between f2 and f1 is called as bandwidth. Semilog :- Normally we measure the amplifier gain and phase shift (on y-axis) with respect to wide range of frequency (on x-axis). As the range of frequency is very large, log scale is used on x-axis as shown below. Ex Range of 100 to 108 can be reduced to 0 to 8 if log value is considered.
cal scale- linear scale with equal divisions
Verti
SJBIT/ECE
Page 112

10ES32
The distance from log101=0 to log102 is 30% of the span. Important to note the resulting numerical value and the spacing, since plots will typically only have the tic marks. Plotting a function on a log scale can change the general appearance of the waveform as compared to a plot on a linear scale. Straight line plot on a linear scale can develop a curve on a log scale. Nonlinear plot on a linear scale can take on the appearance of a straight line on a log plot.
Identifying the numerical values of the tic marks on a log scale.
Decibels:-
log10
P2 (bel) P1
and G dB 10log10 G dB
P2 (dB) as P1 20log10
10 dB 1 bel
G dBm 10log10 G dBT G dB 1
P2 1mW 600 G dB 3
V2 (dB) V1
G dB2
........ G dB n
Term decibel is used as the fact that power and audio levels are related on a logarithmic basis. P1, P2 power levels. Bel- too large unit of measurement for practical purpose. The terminal rating of electronic communication equipment is commonly in decibels. Decibels- is a measure of the difference in magnitude between two power levels. Advantages of the logarithmic relationship, it can be applied to cascade stages. In normalized graph, Y axis value is Gain / Mid band gain, so, the mid band Y value will be 1 and 0dB if gain is taken in dB value, as shown in the following graphs.
4.2 Low frequency Analysis :- using high pass RC circuit

RC combination that will define a low-cutoff frequency.
SJBIT/ECE
Page 113
10ES32
At high frequencies,
XC
1 2 fC
At 0 Hz , X C
1 2 fC
1 2 (0)C
So at high frequencies, Vo =Vi and at 0 Hz, Vo = 0V A low frequency, the reactance of the capacitive becomes very large, so a significant portion of a signal dropped across them. Then as the frequency approaches zero or at dc, the capacitive reactance approach infinity or become an open circuit. As the frequency increases, the capacitive reactance decreases and more of the input voltage appears across the output terminals.
At lower frequencies, as value of Xc can be ignored, Vo
Av
Vo Vi
R R Xc
R
2
RVi R Xc
Av(mag)
Phase shift
tan
R2 X C At frequency f1 Xc = R
Xc R
Then Av(mag)@f 1
R R
2
R R
2
R 2
1 2
So at f1, Gain reduces by 0.707 of Av mid band. At this frequency, f1 :-
Xc
R R2 XC
1 2 f1C
R
1
So, f 1
1 2 RC
1 1
2
Av(mag)at f Phase shift
f1 tan
1
1 ( Xc R)
1 (1 2 fCR )
1 ( f1 / f ) 2
f1 f
By taking dB value
AvdB(mag)a t f f1 20 log 1 1 ( f1 / f )
2
20 log[1 ( f1 / f ) 2 ]1 / 2
10 log[1 ( f1 / f ) 2 ]
When..... f f1 , 1 ( f1 / f ) f1 / f SJBIT/ECE Then , AvdB(mag)at f f1 20 log( f1 / f )
Page 114
10ES32
Then draw two straight lines namely asymptotes 1) For f >f1, AvdB = 0dB Phase shift = 00 2) f f1 , find Avdb for various frequencies for f1 and below and draw the line AvdB=-20log f1/f Phase shift, = tan-1 Frequency f1/f f1 1 0 450 f1/2 2 -6dB 63.430 f1/4 4 -12dB 75.960 f1/10 10 -20dB 84.280 f1/100 100 -40 dB 89.420 After drawing the two lines , locate -3dB point for f1 and draw the actual frequency response graph through this -3dB point. The frequency response graph is as shown below: Ratio f1/f
The above plot is called Bode plot of the magnitude vs frequency. It is defined as the linear plot of the asymptotes and associated break points. A change in a frequency by a factor of 2 is one octave and a change in frequency by a factor of 10 is called one decade. From the table, it is clear that, as the frequency decreases, phase shift increases at lower frequencies and approaches to 900 and for f>f1, phase shift is 00 Steps to follow in drawing Bode plot for Av mag 1. Determine the break frequency using f1
2. Plot f1 point on the log scale. 3. Draw straight-line segment (slope) from f1 point to -20dB at linear scale. 4. In the same figure, draw straight-line for the condition of 0dB. For f > f1 5. When f= f1 , there is a 3dB drop from the mid-band level. Plot this point. 6. Find the 3dB point corresponding to f1 and sketch the curve Typical Bode plot for f1 = 318.5 Hz.
1 2 RC
SJBIT/ECE
Page 115
10ES32
Phase shift :- Even with the above RC circuit, phase shift approaches to zero as f>>f1 450 when f=f1 Approaches to 900 as f<<f1 Low frequency Response BJT amplifier At low frequencies Coupling capacitors (Cs, CC) and Bypass capacitors (CE) will have capacitive reactance (XC) that affect the circuit impedances.
Coupling Capacitor - CS
Cut of frequency,
f Ls
1 2 (R s R i )Cs
where,
Ri
Rs (R 1 || R 2 || re)
Coupling Capacitor CC
SJBIT/ECE
Page 116
10ES32
2 (R o R L )Co Bypass Capacitor - CE
f Lo
1
where
Ro R C || ro
Cut off frequency , f L E
Rs and R s re) To find Lower corner frequency of the amplifier, f1 :- Let fLE > fLo > fLs
where
1 2ReC E
Re
RE || (
R s || R 1 || R 2
The Bode plot indicates that each capacitor may have a different cutoff frequency f LE, fLs, fLo
SJBIT/ECE
Page 117
10ES32
It is the device that has the highest of the low cutoff frequency (fL) that dominates the overall frequency response of the amplifier (fLE). The Bode plot not only indicates the cutoff frequencies of the various capacitors it also indicates the amount of attenuation (loss in gain) at these frequencies. The amount of attenuation is sometimes referred to as roll-off. The roll-off is described as dB loss-per-octave or dB loss-per-decade. dB/Decade refers to the attenuation for every 10-fold change in frequency. For Low Frequency Response attenuations it refers to the loss in gain from the lower cutoff frequency to a frequency 1/10th the lower cutoff frequency. -dB/Octave refers to the attenuation for every 2-fold change in frequency. For Low Frequency Response attenuations it refers to the loss in gain from the lower cutoff frequency to a frequency 1/2 the lower cutoff frequency. Draw the frequency response Bode plot for fLE ie. Highest frequency (among , fLE, fLs, fLo , ) by drawing 0dB line > fLE and -6db line < fLE , upto next higher frequency fLo .After this frequency , change the slope of this line to -12dB/octave as shown in the given fig.above Then identify -3dB point at fLE and draw a frequency response curve through this point. 4.3 Miller Effect Capacitance Any P-N junction can develop capacitance. This was mentioned in the chapter on diodes. In a BJT amplifier this capacitance becomes noticeable between: the Base-Collector junction at high frequencies in CE BJT amplifier configurations and the Gate-Drain junction at high frequencies in CS FET amplifier configurations. It is called the Miller Capacitance. It effects the input and output circuits.
Derivation of CMi
SJBIT/ECE
Page 118

Ii Vi Zi 1 Zi I1 I 2 Vi Ri 1 Ri Vi Vo XC f (1 Av ) XC f Vi Ri 1 Ri Vi ViAv XC f XC f vi( 1 1 Av ) Ri X C f 1 Ri 1 X CM i
10ES32
1 /(1 Av )
1 andCMi Cf (1 Av ) 2 fCMi The above expression indicates that, input capacitance is increased by (1-Av) of feedback capacitance. This effect is more concern in inverting amplifier where Av is negative and then CMi = (1-(-Av))Cf = (1+Av)Cf a bigger value. In non-inverting amplifier, CMi is ive as Av>>1 So there is no increase in input capacitance. whereXCM
Derivation of CMo Io I1 I 2
Vo Zo 1 Zo
Vo Vo Vi Ro XC f 1 Ro
Vo Vo (Vo / Av ) 1 1 (1 / Av Vo ( )) Ro XC f Ro XC f 1 Ro XC f 1 /(1 1 / Av ) 1 Ro 1 X CM o
(1 (1 / Av )) XC f
1 andCMo Cf (1 (1 / Av )) 2 fCMo From the above derivation, it is clear that, output capacitance is increased by Cf only as 1/Av <<1 so, 1(1/Av) ~ 1 irrespective of whether it is inverting or non inverting amplifier. In BJT, note that the amount of Miller Capacitance is dependent on interelectrode capacitance from input to output (Cf) and the gain (Av). whereXCMo
Capacitances that will affect the high-frequency response:
SJBIT/ECE
Page 119

Cbe, Cbc, Cce internal capacitances Cwi, Cwo wiring capacitances Ac equivalent circuit for high frequency response is as shown below
10ES32
4.4 High-frequency ac equivalent model for the network

C Mi (1 A v )Cf
C Mo
(1
1 )Cf Av
Thevenin equivalent circuit for the input circuits.
Ci
CWi
Cbe
C Mi
CWi
Cbe
(1 Av )Cbc
Thevenin equivalent circuits for the output circuits.
Co
CWo Cce
C Mo
Cut-off frequency for input circuits: f Hi Cut-off frequency for output circuits: f
Ho
1 2R ThiCi 1 2R ThoCo
SJBIT/ECE
Page 120
10ES32
fL produce by coupling & bypass capacitor at low frequency. fH produce by interelectrode capacitance at high frequency Dominant frequencies are referred to as the lower critical frequency fL and the upper critical frequency fH fH and fL are also called the half-power frequencies because power at fH and fL are half of mid band power as shown below. Po midband Vo 2 / R ( Av mid *Vi ) 2 / R
Pocornerfrequency Pocornerfrequency
Av mid *Vi 2
1 ( ) ( Av mid *Vi ) 2 2
1 2 ) ( Av mid *Vi ) 2 / R 2 1 ( ) Po midband 2
SJBIT/ECE
Page 121
10ES32
Question paper with solution

1) Draw the small signal high frequency CE significance of each component in' the model. model for a transistor and explain the Jan 2004 (7), Jan 2008 (12)
2) Drive an expression for transistor transconductance gill and input conductance g b'e' Jan 2004 (10), July 2007 (10)
SJBIT/ECE
Page 122
10ES32
4 Draw hybrid-IT. model for C.E. transistor and explain the significance of each component in the model. Jan2004 (6) Jan 2005 (6), July 2008 (6)
SJBIT/ECE
Page 123
10ES32
SJBIT/ECE
Page 124
10ES32
SJBIT/ECE
Page 125
10ES32
5) Obtain an expression in terms of 'h' parameters for a transistor as a two-port network. Using the above developed equations obtain the hybrid model of CE, CC and CB configurations July 2007(7), Jan2009(6)
SJBIT/ECE
Page 126
10ES32
SJBIT/ECE
Page 127
10ES32
SJBIT/ECE
Page 128
10ES32
6) A transistor is connected as a common emitter amplifier driving a load of 10 k. It is supplied by a source of 1 kQ internal resistance. The 'h' parameters are hIe = 1.1 k July2007 (10)
SJBIT/ECE
Page 129
10ES32
Recommended Questions:
1. 2. 3. 4.
Derive the low frequency analysis of transistor using bode plot. What are the components determine the low frequency response. Derive the low frequency response for loaded BJT amplifier. Define the Miller effect capacitance and Derive the equation for it List the factors which determine/effect the high frequency response of BJT amplifier. Explain each
SJBIT/ECE
Page 130
10ES32
Unit: 5
Hrs: 6
(a) General Amplifiers: Cascade connections, Cascode connections, Darlington connections. 3 Hours (b) Feedback Amplifier: Feedback concept, Feedback connections type, Practical feedback circuits. 3 Hours
5.1 AMPLIFIER BASICS:
SJBIT/ECE
Page 131
10ES32
There are many situations wherein the signal picked up from a source (say a transducers) is too feeble to be of any use and has to be magnified before it can have the capability to drive a system (say another transducer). For example, the electrical signal produced by a microphone has to be magnified before it can effectively drive a loudspeaker. This function of magnifying the amplitude of a given signal, without altering its other properties is known as amplification. In any signal transmission system, amplification will have to be done at suitable locations along the transmission link to boost up the signal level. In order to realize the function of amplification, the transformer may appear to be a potential device. However, in a transformer, though there is magnification of input voltage or current, the power required for the load has to be drawn from the source driving the input of the transformer. The output power is always less than the input power due to the losses in the core and windings. The situation in amplification is that the input source is not capable of supplying appreciable power. Hence the functional block meant for amplification should not draw any power from the input source but should deliver finite out power to the load. Thus the functional block required should have input power P i = Vi I i = 0 And give the output P0 = V0 I0 = finite Such a functional block is called an ideal amplifier, which is shown in Fig.1 below.
Power gain is G = P0/Pi
SJBIT/ECE
Page 132
10ES32
The power gain of an ideal amplifier being infinite may sound like witchcraft in that something can be produced from nothing. The real fact is that the ideal amplifier requires dc input power. It converts dc power to ac power without any demand on the signal source to supply the power for the load.
5.2 CLASSIFICATION OF AMPLIFIERS:

Amplifiers are classified in many ways based on different criteria as given below. I In terms of frequency range: 1. DC amplifiers. (0 Hz to 20 Hz) 2. Audio amplifiers (20 Hz to 20 KHz) 3. Radio frequency amplifiers (Few KHz to hundreds of KHz) 4. Microwave amplifiers (In the range of GHz) 5. Video amplifiers (Hundreds of GHz) II In terms of signal strength: 1. Small signal amplifiers. 2. Large signal amplifiers. III. In terms of coupling: 1. Direct coupling. 2. Resistance capacitance (RC) coupling. 3. Transformer coupling.
IV.
In terms of parameter: 1. Voltage amplifiers. 2. Current amplifiers. 3. Power amplifiers.
V.
In terms of biasing condition: 1. Class A amplifier 2. Class B amplifier 3. Class AB amplifier 4. Class C amplifier.
VI.
In terms of tuning: 1. Single tuned amplifier 2. Double tuned amplifier
SJBIT/ECE
Page 133

3. Stagger tuned amplifier.
10ES32
DECIBEL NOTATION:
The power gain of an amplifier is expressed as the ratio of the output power to the input power. When we have more than one stage of amplification i.e. when the output of one stage becomes the input to the next stage, the overall gain has to be obtained by multiplying the gains of the individual stages. When large numbers are involved, this calculation becomes cumbersome. Also, when we have passive coupling networks between amplifier stages, there will be attenuation of the signal that is gain less than unity. To find the overall gain of a typical multistage amplifier such as the one given
below
We have to
multiply the various gains and attenuations. Moreover, when we wish to plot the gain of an amplifier versus 2 frequency, using large numbers for plotting is not convenient. Hence it has been the practice to use a new unit called the decibel (usually abbreviated as dB) for measuring the power gain of a four terminal network. The power gain in decibels is given by G = 10 log10 P0 / Pi dB This new notation is also significant in the field of acoustics as the response of the human ear to sound intensity is found to be following this logarithmic pattern. The overall gain in decibel notation can be obtained for the amplifier gain of the figure1 by simply adding the decibel gains of the individual networks. If any network attenuates the signal, the gain will be less than the unity and the decibel gain will be negative. Thus the overall gain for the amplifier chain shown above is given by Overall gain = 10 6 + 30 10 + 20 = 44 dB The absolute power level of the output of an amplifier is sometimes specified in dBm, i.e. decibels with reference to a standard power power level, which is usually, 1 Mw dissipated in a 600 an amplifier has 100 Mw, its power level in dBm is equal to 10 log 100/1 = 20 dBm load. Therefore, if
5.3
MULTISTAGE AMPLIFIERS:
In real time applications, a single amplifier cant provide enough output. Hence, two or more amplifier stages are cascaded (connected one after another) to provide greater output Such an arrangement is known as
SJBIT/ECE
Page 134
10ES32
multistage amplifier Though the basic purpose of this arrangement is increase the overall gain, many new problems as a consequence of this, are to be taken care. For e.g. problems such as the interaction between stages due to impedance mismatch, cumulative hum & noise etc.
MULTISTAGE VOLTAGE GAIN:

The overall voltage gain A of cascaded amplifiers as shown below, is the product of the individual gains. (Refer to FIG.2) above.
AT = Av1
Av2
Av3 ------------------Avn
Where n is the number of stages.
P1: An amplifier has an input power of 5 W. The power gain of the amplifier is 40 dB. Find the out power of the amplifier. SOLN: Power gain in Db = 10log10 P0 / Pi = 40. Hence P0 /Pi = antilog10 4 = 104 104 W. Output power P0 = Pi 104 = 5
P2: An amplifier has at its input a signal power of 100 W and a noise power of 1 W. The amplifier has a power gain of 20 dB. The noise contribution by the amplifier is 100 W. Find (i) the input S/N ratio (ii) out S/N ratio (iii) noise power factor and
(iv) noise figure of the amplifier. SOLN: Input S/N = 100/1 = 100 Power gain = 20 dB = ratio of 100 Hence output signal power = 100 100 W Output noise power = input noise power =1 power gain + noise of amplifier
100 + 100 = 200 W
S/N at output = 10000 / 200 = 50 Noise factor, F = (S/N)i / (S/N)0 = 100 / 50 = 2 Noise figure = 10 log F = 3 dB
DISTORTION IN AMPLIFIERS:
In any amplifier, ideally the output should be a faithful reproduction of the input. This is called fidelity. Of course there could be changes in the amplitude levels. However in practice this never happens. The output
SJBIT/ECE
Page 135
10ES32
waveform tends to be different from the input. This is called as the distortion. The distortion may arise either from the inherent non linearity in the transistor characteristics or from the influence of the associated circuit. The distortions are classified as: 1. Non linear or amplitude distortion 2. Frequency distortion 3. Phase distortion 4. Inter modulation distortion
NON LINEAR DISTORTION:

This is produced when the operation is over the non-linear part of the transfer characteristics of the transistor. (A plot between output v/s input is called as the transfer characteristics). Since the amplifier amplifies different parts of the input differently. For example, there can be compression of the positive half cycle and expansion of the negative half cycle. Sometimes, the waveform can become clipped also. (Flattening at the tips). Such a deviation from linear amplification produces frequencies in the output, which are not originally present in the output. Harmonics (multiples) of the input signal frequency are present in the output. The percentage harmonic distortion for the nth Harmonic is given by Dn = An (amplitude of the n the harmonic) A1(amplitude of the fundamental) And the total harmonic distortion by 100%
DT
D2
D3
Dn
Where D2, D3
are harmonic components.
A distortion factor meter measures the total distortion. The spectrum or wave analyzer can be used to measure the amplitude of each harmonic.
FREQUENCY DISTORTION:
A practical signal is usually complex (containing many frequencies). Frequency distortion occurs when the different frequency components in the input signal are amplified differently. This is due to the various frequency dependent reactances (capacitive & inductive) present in the circuit or the active devices (BJT or FET).
SJBIT/ECE
Page 136
10ES32
PHASE DISTRIBUTION:
This occurs due to different frequency components of the input signal suffering different phase shifts. The phase shifts are also due to reactive effects and the active devices. This causes problems in TV picture reception. To avoid this amplifier phase shift should be proportional to the frequency.
INTERMODULATION DISTORTION:
The harmonics introduced in the amplifier can combine with each other or with the original frequencies to produce new frequencies to produce new frequencies that are not harmonics of the fundamental. This is called inter modulation distortion. This distortion results in unpleasant hearing.
FREQUENCY RESPONSE OF AN AMPLIFIER:

Frequency response of an amplifier is a plot between gain & frequency. If the gain is constant (same) for all frequencies of the input signal, then this plot would be a flat line. But this never happens in practice. As explained earlier, there are different reactive effects present in the amplifier circuit and the active devices used. Infact there are external capacitors used for blocking, capacitors etc. Also, in tuned amplifiers, resonant LC circuits are connected in the collector circuits of the amplifier to get narrow band amplification around the resonant frequencies. Fig below shows a frequency response of a typical amplifier.
3 Where Amid = mid band voltage gain (in dB) fL = Lower cut off frequency. (in Hz) fH = Upper cut - off frequency (in Hz)
SJBIT/ECE
Page 137
10ES32
Usually the frequency response of an amplifier is divided into three regions. (i) The mid band region or flat region, over which the gain is constant (ii) The lower frequency region. Here the amplifier behaves like a high pass filter, which is shown below.
FIG .4
At high frequencies, the reactance of C1 will be small & hence it acts as a short without any attenuation (reduction in signal voltage) (iii) In the high frequency region above mid band, the circuit often behaves like the low pass filter as shown below.
FIG.5 As the frequency is increased, the reactance of C2 decreases. Hence more voltage is dropped across Rs and less is available at the output. Thus the voltage gain of the amplifier decreases at high frequencies.
LOW FREQUENCY RESPONSE:

In the frequency below the mid band, the High pass filter as shown above can approximate the amplifier. Using Laplace variables , the expression for output voltage can be written as:
SJBIT/ECE
Page 138

Vi s R1 1 R1 sC1 s s 1 R1C1
10ES32
V0 s
Vi s
----------- -(1)
For real frequencies (s = j = 2 f) , equation (1) becomes AVL(jf) = 1 / (1 - jfL / f) ---------------------------------------------(2)
Where fL = 1 / (2 R1C1 ) ----------------------------------------------(3) The magnitude of the voltage gain is given by
AVL jf 1
1 fL f
2
-------------------------------------------- (4)
The phase lead of the gain is given by

L
= tan 1(fL/f)
-----------------------------------------------(5)
At f = fL, AVL
1 2
0.707
This is equal to 3 dB in log scale. For higher frequencies f >> fL, AL tends to unity. Hence, the magnitude of AVL falls of to 70.7 % of the mid band value at f = fL, Such a frequency is called the lower cut-off or lower 3 dB frequency. From equation (3) we see that fL is that frequency for which the resistance R1 Equals the capacitive reactance,
XC
1 2 f L C1
HIGH FREQUENCY RESPONSE:

In the high frequency region, above the mid band , the amplifier stage can be approximated by the low pass circuit shown above.(fig 2 b). In terms complex variables, s , the output voltage is given by
1 sC2 R2 1 sC2 1 Vi s -------------------- (6) 1 sR2 C 2
V0 ( s)
Vi ( s )
In terms of frequency (i.e s = j = 2 f) equation (2) becomes

AH jf V0 s Vi s 1
S j2 f
f fH
-------------------- (7)
SJBIT/ECE
Page 139

1 2 R2 C 2
10ES32
Where
fH
The phase of the gain is given by

H
= - arc tan (f / fH )
------------------------------------(9)
At f = fH, AH = (1/ 2) AV = 0.707AV, then fH is called the upper cut off or upper 3 dB frequency. It also represents the frequency at which the resistance R2 = Capacitive reactance of C2 = 1/ 2 fHC2. Thus, we find that at frequencies fL & fH , the voltage gain falls to 1/ 2 of the mid band voltage gain. Hence the power gain falls to half the value obtained at the mid band. Therefore these frequencies are also called as half power frequencies or 3dB Frequency since log (1/2) = -3dB.
FREQUENCY RESPONSE PLOTS:

The gain & phase plots versus frequency can be approximately sketched by using straight-line segments called asymptotes. Such plots are called Bode plots. Being in log scale, these plots are very convenient for evaluation of cascaded amplifiers.
BANDWIDTH:
The range of frequencies from fL to fH is called the bandwidth of the amplifier. The product of mid band gain and the 3dB Bandwidth of an amplifier is called the Gain-bandwidth product. It is figure of merit or performance measure for the amplifier.
5.4 RC COUPLED AMPLIFIER:
SJBIT/ECE
Page 140
10ES32
Fig. (1) above shows a two stage RC coupled CE amplifier using BJTs where as fig.(2) shows the FET version. The resistors RC & RB ( = R1R2 / (R1 + R2 ) and capacitors CC form the coupling network. Because of this, the arrangement is called as RC coupled amplifier. The bypass capacitors C E (= CS) are used to prevent loss of amplification due to ve feedback. The junction capacitance Cj should be taken into account when high frequency operation is considered. When an ac signal is applied to the input of the I stage, it is amplified by the active device (BJT or FET) and appears across the collector resistor RC / drain resistor RD. this output signal is connected to the input of the second stage through a coupling capacitor CC. The second stage doesnt further amplification of the signal. In this way, the cascaded stages give a large output & the overall gain is equal to the product of this individual stage gains.
ANALYSIS OF TWO STAGE RC COUPLED AMPLIFIER:

This analysis is done using h parameter model. Assuming all capacitors are arbitrarily large and act as ac short circuits across RE. The dc power supply is also replaced by a short circuit. Their h parameter approximate models replace the transistors.
3 The parallel combination of resistors R1 and R2 is replaced by a single stage resistor RB. RB = R1 || R2 = R1R2/ (R1 + R2) For finding the overall gain of the two stage amplifier, we must know the gains of the individual stages. Current gain (Ai2):
SJBIT/ECE
Page 141

Ai = - hfe / (1 + hoe RL) Neglecting hoe as it is very small, Ai = -hfe Input resistance (Ri2): We know that Ri = hie + hreAi RL Hence, Ri = hie and Ri2 = hie Voltage gain (Av2): We know that Av = Ai RL/ Ri Av2 = - hfe RC2 / Ri2 Current gain (Ai1): Ai1 = -hfe Input resistance (Ri1): Ri1 = hie Voltage gain (Av1): AV = Ai RL / Ri1 Here RL = RC1 || RB || Ri2 AV1 = - hfe (RC1 || RB || Ri2 ) / Ri1 Overall gain (Av ): AV = AV1 X AV2
10ES32
5.5 FEEDBACK AMPLIFIERS:

Feedback is a common phenomenon in nature. It plays an important role in electronics & control systems. Feedback is a process whereby a portion of the output signal of the amplifier is feedback to the input of the amplifier. The feedback signal can be either a voltage or a current, being applied in series or shunt respectively with the input signal. The path over which the feedback is applied is the feedback loop. There are two types of feedback used in electronic circuits. (i) If the feedback voltage or current is in phase with the input signal and adds to its magnitude, the feedback is called positive or regenerative feedback.(ii) If the feedback voltage or current is opposite in phase to the input signal and opposes it , the feedback is called negative or regenerative feedback. We will be more interested to see how the characteristics of the amplifier get modified with feedback.
5.6 CLASSIFICATION OF AMPLIFIERS:
SJBIT/ECE
Page 142
10ES32
Before analyzing the concept of feedback, it is useful to classify amplifiers based on the magnitudes of the input & output impedances of an amplifier relative to the sources & load impedances respectively as (i) voltage (ii) current (iii) Tran conductance (iv) Tran resistance amplifiers.
1. VOLTAGE AMPLIFIER:
The above figure shows a Thevenins equivalent circuit of an amplifier. If the input resistance of the amplifier Ri is large compared with the source resistance Rs, then Vi = Vs. If the external load RL is large compared with the output resistance R0 of the amplifier, then V0 = AV VS .This type of amplifier provides a voltage output proportional to the input voltage & the proportionality factor doesnt depend on the magnitudes of the source and load resistances. Hence, this amplifier is known as voltage amplifier. An ideal voltage amplifier must have infinite resistance Ri and zero output resistance.
2. CURRENT AMPLIFIER:
Above figure shows a Nortons equivalent circuit of a current amplifier. If the input resistance of the amplifier Ri is very low compared to the source resistance R S, then Ii = IS. If the output resistance of the
SJBIT/ECE
Page 143
10ES32
amplifier R0 is very large compared to external load RL, then IL = AiIi = Ai IS .This amplifier provides an output current proportional to the signal current and the proportionally is dependent of the source and load resistance. Hence, this amplifier is called a current amplifier. An ideal current amplifier must have zero input resistance & infinite output resistance.
3. TRANSCONDUCTANCE AMPLIFIER:
The above figure shows the equivalent circuit of a transconductance amplifier. In this circuit, the output current I0 is proportional to the signal voltage VS and the proportionality factor is independent of the magnitudes of source and load resistances. An ideal transconductance amplifier must have an infinite resistance R i & infinite output resistance R0.
4. TRANSRESISTANCE AMPLIFIER:
Figure above shows the equivalent circuit of a transconductance amplifier. Here, the output voltage V 0 is proportional to the signal current IS and the proportionality factor is independent of magnitudes of source and loads resistances. If RS >>Ri , then Ii = IS , Output voltage V0 = RmIS . An ideal transconductance amplifier must have zero input resistance and zero output resistance.
SJBIT/ECE
Page 144
10ES32
THE FEEDBACK CONCEPT:

In each of the above discussed amplifiers, we can sample the output voltage or current by means of a suitable sampling network & this sampled portion is feedback to the input through a feedback network as shown below.
RL
All the input of the amplifier, the feedback signal is combined with the source signal through a unit called mixer. The signal source shown in the above figure can be either a voltage source VS or a current source. The feedback connection has three networks. (i) Sampling network (ii) Feedback network (iii) Mixer network
SAMPLING NETWORK:
There are two ways to sample the output, depending on the required feedback parameter. The output voltage is sampled by connecting the feedback network in shunt with the output as shown in fig6.6 (a) below.
SJBIT/ECE
Page 145
10ES32
This is called as voltage sampling. If the output current is sampled by connecting feedback network in series with the output (figure 6.6 (b)).
(ii) FEEDBACK NETWORK:

This is usually a passive two-port network consisting of resistors, capacitors and inductors. In case of a voltage shunt feedback, it provides a fraction of the output voltage as feedback signal Vf to the input of the mixer. The feedback voltage is given by Vf = Where V0
is called feedback factor. It lies between 0 & 1.
(iii) MIXER:
There are two ways of mixing the feedback signal with the input signal with the input signal as shown in figure . below.
When the feedback voltage is applied in series with the input voltage through the feedback network as shown in figure 6.7 (a) above, it is called series mixing. Otherwise, when the feedback voltage is applied in parallel to the input of the amplifier as shown in figure (b) above, it is called shunt feedback.
GAIN OR TRANSFER RATIO:

The ratio of the output signal to the input signal of the basic amplifier is represented by t he symbol A , with proper suffix representing the different quantities. Transfer ratio
V0 Vi AV = Voltage gain
SJBIT/ECE
Page 146

I0 Ii
10ES32
Transfer ratio
I0 Vi Vi I0
AI = Current gain
Ratio
G m = Transconductance Rm = Transresistance
Ratio
A suffix f is added to the above transfer ratios to get the corresponding quantities with feedback.
AVf AIf V0 = Voltage gain with feedback VS I0 = Current gain with feedback IS
G Mf RMf
I0 = Transconductance with feedback VS V0 = Transresistance with feedback IS
TYPES OF FEEDBACK:
Feedback amplifiers can be classified as positive or negative feedback depending on how the feedback signal gets added to the incoming signal. If the feedback signal is of the same sign as the incoming signal, they get added & this is called as positive feedback. On the other hand, if the feedback signal is in phase inverse with the incoming signal, they get subtracted from each other; it will be called as negative feedback amplifier. Positive feedback is employed in oscillators whereas negative feedback is used in amplifiers.
FEATURE OF NEGATIVE FEEDBACK AMPLIFIERS:

1. Overall gain is reduced 2. Bandwidth is improved 3. Distortion is reduced 4. Stability is improved 5. Noise is reduced
ANALYSIS OF FEEDBACK AMPLIFIER:

The analysis of the feedback amplifier can be carried out by replacing each active element (BJT, FET) by its small signal model and by writing Kirchoffs loop or nod al equations.
SJBIT/ECE
Page 147
10ES32
Consider the schematic representation of the feedback amplifier as shown below.
The basic amplifier may be a voltage, transconductance, current or transresistance amplifier connected in a feedback configuration as shown in figures below.
SJBIT/ECE
Page 148
10ES32
The four basic types of feedback are: 5. Voltage Series feedback 6. Current Series feedback 7. Current Shunt feedback 8. Voltage Shunt feedback
1. GAIN WITH FEEDBACK:

Consider the schematic representation of negative feedback amplifier as shown in fig.6.8.The source resistance RS to be part of the amplifier & transfer gain A (AV,Ai ,Gm , Rm ) includes the effect of the loading of the network upon the amplifier.The input signal X S, the output
signal X0, the feedback signal X f and the difference signal Xd , each represents either a voltage or a current and also the ratios A and as summarized below.
Table 1. Voltage and Current signals in feedback amplifiers Signal or ratio Voltage series X0 XS Xf Xd A Voltage Voltage AV Vf / Vo Type of feed back Current series Current series Voltage Gm Vf / Io Current shunt Current Current A1 If/Io Voltage shunt Voltage Current Rm If / Vo
The gain,
A = X0 / XS Xd = Xs + (-Xf ) = Xi
---------------------------------------(1)
The output of the mixer, ----------------------------------- (2)
SJBIT/ECE
Page 149

The feedback ratio , = Xf / X0 ----------------------------------- (3)
10ES32
The overall gain (including the feedback) Af = X0 / XS From equation (2), XS = Xi + Xf Af = X0 / (Xi + Xf) Dividing both numerator and denominator by Xi and simplifying, we get Af = A / (1 + A) ----------------------------------------- (5) ------------------------------------(4)
Equation (5) indicates that the overall gain Af is less the open loop gain. The denominator term (1 + A) in equation (5) is called the loop gain. The forward path consists only of the basic amplifier, whereas the feedback is in the return path.
2.GAIN STABILITY:
Gain of an amplifier depends on the factors such as temperature, operating point aging etc. It can be shown that the negative feedback tends to stabilize the gain. The ratio of fractional change in amplification with feedback to the fractional change feedback is called the sensitivity of the gain Sensitivity of the gain = in without
dA f dA
------- (1)
Af =
A 1 A
--------(2)
Differentiating equation (2) wrt A, dAf =
(1 A )1 A (1 A ) 2
dA =
dA 1 2 (1 A ) A f
1 (1 A ) 2
Dividing both sides by Af , we get

dA f Af
dA dA 1 1 . = 2 2 Af (1 A ) (1 A ) ( A /(1 A )
dA f Af dA 1 A 1 A
dA 1 . A (1 A )
--------------- (3)
i.e
---------------------------- (4)
Where
dA f Af
= Fractional change in gain with feedback
SJBIT/ECE
Page 150

dA = Fractional change in gain without feedback. A
Here
10ES32
1 1 A
is sensitivity. The reciprocal of the sensitivity is called the desensitivity D.
The term desensitivity indicate the factor by which the gain has been reduced due to feedback. Desensitivity, D = 1 + A Af = If A ------------------------ (5)
A 1 A 1
A D
-------------- (6)
>> 1, then Af =
------------------------(7)
Hence the gain may be made to depend entirely on the feedback network. If the feedback network contains only stable passive elements, it is evident that the overall gain is stabilized. The same thing can be said about all other type of feedback amplifiers.
3. REDUCTION IN FREQUENCY DISTORTION:

If the feedback network is purely resistive, the overall gain is then not a function of frequency even though the basic amplifier gain is frequency dependent. Under such conditions a substantial reduction in frequency & phase distortion is obtained.
4. NONLINEAR DISTORTION:
Negative feedback tends to reduce the amount of noise and non-linear distortion. Suppose that a large amplitude signal is applied to an amplifier, so that the operation of the device extends slightly beyond its range of linear operation and as a consequence the output signal is distorted. Negative feedback is now introduced and the input signal is increased by the same amount by which the gain is reduced, so that the output signal amplitude remains the same. Assume that the second harmonic component, in the absence of feedback is B 2. Because of feedback, a component B2f actually appears in the output. To find the relationship that exists between B 2f& B2, it is noted that the output will contain the term AB2f , which arises from the component B2f that is feedback to the input. Thus the output contains two terms: B2, generated in the transistor and AB2 f , which represents the effect of the feedback. Hence B2 AB2f = B2f B2f =
B2 1 A
B2 D
SJBIT/ECE
Page 151
10ES32
Thus, it is seen that, the negative feedback tends to reduce the second harmonic distortion by the factor (1+A).
5. NOISE:
Noise or hum components introduced into an amplifier inside the feedback loop are reduced by the feedback loop. Suppose there are two stages of amplifier with gains A1 & A 2 and noise or hum pick-up is introduced after the amplifier with gain A1 as shown in the fig. below
The output voltage can be expressed as V0 = A 1 A2 VS + A2 N A1 A2 Vf = A1 A2 VS + A2N A1 A2V0 Hence V0 =
1 1 A1 A2
( A1 A2VS
A2 N
Therefore
V0 =
A1 A2 1 A1 A2
VS
N A1
The overall gain of the two stage amplifier is reduced by the factor 1 + A1A2. In addition the noise output is reduced by the additional factor A1 which is the gain that precedes the introduction of noise. In a single stage amplifier, noise will be reduced by the factor 1/(1 + A) just like distortion. But if signal -tonoise ratio has to improve, we have to increase the signal level at the input by the factor (1 + A) to bring back the signal level to the same value as obtained without feedback. If we can assume that noise does not further increase when we increase the signal input, we can conclude that noise is reduced by the factor 1/(1+A) due to feedback while the signal level is maintained constant.
1.EFFECT ON BANDWIDTH:
The gain of the amplifier at high frequencies can be represented by the function A=
1 Amid jf fH
--------------------------------------- (1)
SJBIT/ECE
Page 152

Where Amid is the mid and gain without feedback. Gain with feedback is given by
10ES32
Amid 1
Af =
1 1
jf fH Amid jf fH
Amid 1 Amid jf fH
-------------- (2)
Dividing both numerator and denominator by (1+Amid), we get
Af =
Amid 1 Amid jf f H (1 Amid ) )
Amidf jf 1 f Hf
----------------------------------- (3)
Where Amidf = mid band gain =

Amid 1 Amid
-------------------------------- (4)
And fHf = upper 3 dB frequency with feedback = fH(1+Amid) ------------------------------------- (5)
By a similar reasoning, we can show that the lower 3 dB frequency with feedback is given by fLf =
1 fL Amid
----------------------------------------------(6)
Thus fH is multiplied by (1+A) and fL is divided by (1+A).Hence the bandwidth is improved by the factor (1+A). Therefore negative feedback reduces the gain and increases the bandwidth by the same factor (1+A) resulting in a constant gain-bandwidth product. Thus one can employ negative feedback to trade gain for bandwidth.
2. INPUT RESISTANCE:
The introduction of feedback can greatly modify the impedance levels within a circuit. If feedback signal is added to the input in series with the applied voltage (regardless of whether the feedback signal is obtained by sampling output current or voltage) it increases the input resistance. Since the feedback voltage V f opposes VS, input current Ii is less than it would have been without feedback.
SJBIT/ECE
Page 153
10ES32
On the other hand, if the feedback signal is added to the input in shunt with the applied voltage, it decreases the input resistance. Since I S = Ii + If , then the current Ii is decreased from what it would be if thare was no feedback current. Hence Rif =
Vi IR = i i is decreased because of feedback. IS IS
(A) VOLTAGE SERIES FEEDBACK
The topology of voltage series feedback is shown abo ve, with the amplifier replaced by Thevenins model. Let AV be the open circuit voltage gain taking RS into account. From the above figure, the input resistance with feedback is given as Rif =
VS ---------------------------------------------------- --- (1) Ii
Applying KVL to the input circuit, we get VS = I i Ri + Vf Since V f = V0 , VS = Ii Ri + V0 ----------------------------- (2)
But from the output circuit
SJBIT/ECE
Page 154

AV Vi R L = AV Ii Ri ----------------------------------- -- (3) R0 R L
10ES32
V0=
= AV Vi Where AV =
V0 Vi AV R L ----------------------------------- (4) R0 R L
Where AV is the voltage gain without feedback taking the load RL into account. Input resistance with feedback is Rif =
VS Ii
------------------------------------------ ------------(5)
Substituting the value of VS from equation (2) Rif =

I i Ri Ii VO
Since VO = AV Vi Rif =
I i Ri Ii AV Vi
Ri + AVRi
------------------ (6)
Thus the negative feedback increases the Ri by a factor (1+AV).
(B)CURRENT SERIES FEEDBACK:

The topology for this amplifier is shown above. The input resistance for this circuit is given by Rif =
VS ------------------------------------ (1) Ii
Applying KVL to the input circuit VS = Ii Ri + Vf = Ii Ri + I0 ---------------------- (2) The output current is given by, I0 =
G mVi R0 = GMVi R0 R L G m R0 I = 0 R0 R L Vi
--------------------- (3)
Where GM =
--------------------- (4)
Note that Gm is the short transconductance without feedback taking the load RL into account. Input resistance with feedback is given by Rif =
VS -------------------------------------- (5) Ii
Substituting the value of VS from equation (2), we gat
SJBIT/ECE
Page 155

I i Ri Ii I0
10ES32
Rif =
Since I0 = GMVi Rif =

I i Ri Ii G M Vi
= Ri + GM Ri
Rif = Ri(1+GM) --------------------------------(6) Hence for series mixing Rif > Ri
(C) CURRENT SHUNT FEEDBACK:
The topology for this amplifier is shown above. Here the amplifier is replaced by by Nortons model .Let A i represent the short-circuit current gain taking RS into account. Applying KCL to the input node IS = Ii + If = Ii + I0 Output voltage, V0 =
-------------------------------------------------
(1)
Ai I i R0 = AIIi ---------------- (2) R0 RL

I0 ------------------------- (3) Ii
Where AI =
Ai R0 R0 R L
Note that AI represents the current gain without feedback taking the load RL into account. Input resistance with feedback is given by, Rif =
Vi --------------------------------------- (4) IS
Substituting the value of IS from equation (1) Rif =

Vi Ii I0
SJBIT/ECE
Page 156

Ri 1 AI
10ES32
Since I0 = AIIi Rif =
------------------------- (5)
(D) VOLTAGE- SHUNT FEEDBACK:
The topology for this configuration is shown above, in which the amplifier input circuit replaced by Nortons model and output circuit replaced by Thevenins model. Here Rm is the open circuit transresistance. Applying KCL to the input node, we get IS = Ii + If = Ii + I0 -------------------------------- (1) By voltage divider rule , the output voltage is given by V0 =
R m I i R0 R0 R L
------------------------------------- (2)
= RM Ii ------------------------------------------- (3) Where RM =

R m R0 I = 0 ----------- ----------- (4) R0 R L Ii
is the transresistance without feedback ,taking the load RL into account. Input resistance with feedback is given by Rif =
Vi ------------------------------------------------ (5) IS
Substituting the value of IS from equation (1) Rif =

Vi Ii I0
Ii
Vi RM I i
(I0 = RMIi)
SJBIT/ECE
Page 157

Vi Ii I RM Ri ---------------------------------- (6) 1 RM
10ES32
Rif =
Thus Rif =
Thus, it is evident from the above analysis that, for series configuration, the input resistance gets multiplied by (1+ A), whereas for shunt configurations, the input resistance gets divided by (1+A).
3. OUTPUT RESISTANCE:
It will be shown that the voltage feedback tends to decrease the output resistance whereas current feedback tends to increase the output resistance.
(A) VOLTAGE-SERIES FEEDBACK:
In this topology, the output resistance can be measured by shorting the input source (i.e V S = 0) and looking into the output terminals with RL disconnected as shown above. Applying KVL to the output circuit, AV Vi +IR0 V = 0 Or I=
V AV Vi ----------------------------------------------- (1) R0
Since the input is shorted, Vi = -Vf = -V --------------------------------------------- (2) Substituting the value of Vi = V I=
V AV R0 V
in equation (1), we get =

V1 R0 AV
AV V R0
------------------- (3)
The the output resistance with feedback is given by R0f =
V I
From equation (3) ,
SJBIT/ECE
Page 158

R0 1 AV
10ES32
R0f =
------------------------- (4)
Where AV is the open-circuit voltage gain. The output resistance with feedback which includes RL as part of the amplifier is given by, R0f = R0f I I RL =
Rof RL R0 f RL
Substituting for Rof and simplifying we get,
R '0 R0f ------------------------------ (5) 1 AV

Where AV =
AV R L R0 R L
SJBIT/ECE
Page 159
10ES32
OUTPUT RESISTANCE WITH FEEDBACK

(B) VOLTAGE SHUNT FEEDBACK:
In this topology, the output resistance can be measured by opening the input source (i.e. I 0 = 0) and looking into the output terminals with RL disconnected as shown above. Applying KVL to the output circuit, we have Rm Ii +IR0 = 0
I V Rm I i R0
---------------------------------- (1)
Since the input is shorted Ii = -If = -V -------------------------------- (2) Substituting the value of Ii in equation (1),we get I=
V Rm R0 V
Rm V V 1 Rm = R0 R0
--------- (3)
The output resistance with feedback is given by R=
V I
From equation (3) , Rof =

R0 --------------------------- (4) 1 Rm
Rm is the open loop transresistance without taking RL into account. The output resistance with feedback which includes RL as part of the amplifier is given by,
SJBIT/ECE
Page 160

R0 f R L R0 f RL
10ES32
R0f = Rof I I RL = From equation (4),

R0 1 Rm R0 1 Rm RL
--------(5)
R0f =
RL =
R0
R0 R L RL 1
Rm
Dividing Numerator and Denominator by (R0 +RL), we get

R0 R L R0 R L 1 Rm R L R0 R L
R0f =
Since Rof = R0 I I RL is the output resistance without feedback R0f =
R '0 Rm R L 1 R0 R L
R '0 ------------------------------ (6) 1 RM
Where RM =
Rm R L is the transresistance without feedback taking the load into account. R0 R L
(C). CURRENT SHUNT FEEDBACK:
SJBIT/ECE
Page 161
10ES32
In this topology, the output resistance can be measured by opening the input source .i.e. I S = 0 and looking into the output terminals, with load RL disconnected as shown in the above figure. Applying KCL to the output node, I=
V - Ai Ii R0
------------------------------ (1)
The input current is given by Ii = -If =

I 0 ( I S 0)
But I = -I0 , Ii =
I ------------------------(2)
Substituting the value of Ii in equation (1), we get I=
V R0
Ai I V ----------------------------(3) R0
I(1+ Ai ) =
Output resistance with feedback is given by ,

V I
R0f =
From equation (3) Rof = R0 1
A ---------------------------- (4)
Ai is the short circuit gain without taking load RL into account. The output resistance accounting for RL, is given by Rof = R0f I I RL = From equation (4), R0f =
R0 1 Ai RL R0 RL (1 = R0 1 Ai RL R0 R L Ai ) Ai Ro
Rof R L Rof RL
-----------(5)
Dividing Numerator and Denominator by (R0 + RL) , we get

Ai R0 RL R0 RL Rof = Ai R0 1 R0 RL 1
Since R0 = R0 I I RL is the output resistance without feedback.
SJBIT/ECE
Page 162

R ' 0 (1 1 Ai )
10ES32
Rof =
Ai R0 R0 R L
---------------------------------(6)
R ' 0 1 Ai 1 AI
Where AI =
Ai R0 is the current gain without feedback taking the load RL into account. R0 R L
(D) CURRENT SERIES FEEDBACK:
In this topology, the output resistance can be measured by shorting the input source (i.e V S = 0) looking into the output terminals with RL disconnected. As shown above. Applying KCL to the output node I=
and
V R0
GmVi
-------------------------- (1)
The input voltage is given by Vi = -Vf = Since I = -I0,Vi =

I0
I ------------------------------- (2)
Substituting the value of Vi from equation (2) in equation (1), we get I=
V R0
Gm I
SJBIT/ECE
Page 163

V R0
10ES32
or
I(1+Gm
) =
------------------(3)
The output resistance with feedback given by R0f =
V I
Gm )
From equation (3), Rof = Ro(1+
-----------------------(4)
Where Gm is the short circuit transconductance without taking RL into account. The output resistance Rof which includes RL as part of the amplifier is given by Rof = Rof I I RL = From equation (4) R0f =
R0 1 R0 1 Gm RL Gm RL 1 R0 G m R0 R L RL G m R0
R0 f R L R0 f RL
---------------------(5)
Dividing numerator and denominator by (R0 +RL), we get

1 Gm R0 RL R0 RL Gm R0 1 R0 RL
R0f =
Since R0f = R0 I I RL is the output resistance of the amplifier without feedback R0f =
R0 1
Gm Gm R0 1 R0 RL
---------------------------------------------- (6)
'
R ' 0 1 Gm = 1 GM
Where GM =
G m R0 is the transconductance without feedback taking the load RL into account. R0 R L
SJBIT/ECE
Page 164
10ES32
PROBLEMS
P1. An amplifier has an open loop gain of 500 and a feedback of 0.1.If open loop gain changes by 20% due to change in the temperature, find the %change in the closed loop gain . SOLN: Given A = 500, = 0.1 &
dA A
Af
20
dA 1 A 1 A
Change in closed loop gain
dA f
= 20 X
1 = 0.3921 or 39.21% 1 500X 0.1
P2. An amplifier has a voltage gain of 200.The gain is reduced to 50, when negative feedback is applied. Determine the reverse transmission factor and express the amount of feedback in dB. SOLN: Given A = 200, Af = 50 We know Af = i.e. 50 =
A 1 A
200 1 200
0.015
Feedback factor in dB N = 20 log10
Af A
= 20 log10
1 1 A
= 20 log10
1 1 200 X 0.015
= -12.042 dB. P3.
SJBIT/ECE
Page 165

For the circuit shown above with RC = 4K , RL = 4K , RB = 20K , RS = 1K
10ES32
and the transistor
parameters are hie = 1.1 K , hfe = 50, hre = 2.5 X 10-4 and hoe = 24 S. Find the (a) current gain (b) voltage gain (c) transconductance (d) transresistance. (e) the input resistance seen by the source and (f) the output resistance seen by the load. Neglect all capacitive effects. SOLN: The ac equivalent circuit is shown below.
RL
(a) From the above circuit, Current gain Ai =

Ii IS RS RS Ri I I IL I = i . b. L IS IS Ii Ib
Where
And input resistance Ri = Rb I I hie = 20K I I 1.1 K = Then

Ii IS Ib Ii IL Ib
20 X 1.1 = 1.04 K 20 1.1

1K 1 = 1K 1.04K 2.04 RB RB h fe hie RC
= 0.95
RC RL
= -50 X
4 4 4
= -25
Ai =
IL IS
1 X 0.95 X 2.04
25
11.65
SJBIT/ECE
Page 166

V0 I R R = L L = Ai L VS I S RS RS 4K 1K
10ES32
(b)Voltage gain, AV = (c) Transconductance: Gm =

IL VS
11.65
46.6
V0 1 . R L VS
V0 1 X VS RL
= AV X
1 RS
46.6 X
1 4K
= -11.65 mA/V (.d) Transresistance: Rm =

V0 IS RS .V0 VS RS . V0 VS
= 1K X (-46.6) = -46.6K (e).Input resistance: Ri = RB I I hie = 20K I I 1.4K = 1.04K (f) Output resistance: R0 = RC I I
1 = 4K I I 40K = 3.64 K h0 e
P4. An amplifier with open loop voltage gain, AV = 1000 amplifier where voltage gain varies by no more than
100 is available .It is
necessary to have an
0.1% .
Find the (a) feedback ratio and (b) the gain with feedback. SOLN: Given AV = 1000 100 ,
dA f Af 1 1 dA A A dA f Af 0.1%
(a)
Substituting the values
0.1 100
1 1 A
100 1 1 X 1000 1 A 10
99 1000 0.099
A 100 and
(b) Voltage gain with feedback
SJBIT/ECE
Page 167

A 1 A 1000 10 1 0.099X 1000
10ES32
Af =
P5. An amplifier without feedback gives a fundamental output of 36 V with 7% second harmonic distortion when the input is 0.028 V. 9. If 1.2% of the output is fedback to the input in a negative series feedback circuit , what is the output voltage? 10. If the fundamental output is maintained at 36 V but the second harmonic distortion is reduced to 1%, what is the input voltage? SOLN: Given V0 = 36V, Vi = 0.028V Vf = 1.2% ,
V0 Vi D =7 D0 f 36 1285 0.028
(a) Voltage gain, A =
Feedback ratio, =
Vf V0
1.2 100
0.012
Af =
A 1 A
1285 78.2 1 0.012X 1285
Output voltage, V0f = A fVS = 78.2 X 0.028 = 2.19V (b)If the output is maintained constant at 36 V, then the distortion generated by The device is unchanged. The reduction in the total distortion is due to feedback. D0f =
D 1
A
A
D D0 f 7
A 6
Af = VS =
A 1
V0 Vf
1285 7
36 = 0.196 V 1285 7
SJBIT/ECE
Page 168

P.6 The output resistance of a voltage series feedback amplifier is 10 SOLN: Given R0f = 10 A = 100, = 0.01.
10ES32
.If the gain of the basic amplifier is
100 and the feedback fraction is 0.01, what is the output resistance of the amplifier with out feedback ?.
R0f =
R0 1 A
.
With out feedback, R0 = R0f (1+A) = 10 (1+0.01 X 100) = 20
P7. The input and output voltages of an amplifier are 1mV& 1V respectively. If the gain with negative feedback is 100 and input resistance without feedback (Voltage series feedback) is 2 K .Find the feedback fraction and input resistance with feedback. SOLN: Given VS = 1mV, V0=1V, Af = 100, Ri = 2K . Open circuit voltage gain, A =
V0 VS 1V 1mV 1000
Gain with feedback, Af = (1+A) = = 0.009

A Af
A 1 A
1000 10 100
Input resistance with feedback, Rif = Ri(1+A) = 2K X 10 = 20
P8. If an amplifier has a bandwidth of 200 KHz and voltage gain of 80.What will be the and gain if 5% negative feedback is introduced ?. SOLN: Given BW = 200 KHz, A = 80, = 5% = 0.05. Af =
new bandwidth
A 1 A
80 16 1 0.05X 80
BWf = (1+A) BW = (1+80X0.05)200 X 103 = 1MHz.
P9. An amplifier has a normal gain of 1000 and harmonic distortion of 10%. If applied, find the gain with feedback and the distortion SOLN: Feedback factor, =
1% inverse feedback is
in the presence of feedback.
1 100
0.01
SJBIT/ECE
Page 169

A 1 A D 1 A
=
10ES32
1000 90.9 1 1000X 0.01
Gain with feedback,Af =
Distortion with feedback, Df =
10 1 0.01X 1000
0.909%
P10. An amplifier gain changes by gain of 100 with negative feedback. SOLN: We have
dA f Af
10% .Using negative feedback, the amplifier is to be modified to yield a
0.1% variation. Find the required open loop gain of the amplifier and the amount of
dA 1 X A 1 A
10% 0.1%
dA Improvement in gain stability = 1+A = A dA f Af
100
Hence, Open loop gain = (Closed loop gain )(1+A) = (100)100 = 104 Amount of negative feedback required
A A
100 1) 104
0.0099.
P11. An amplifier with an open loop voltage gain of 2000 delivers 20 W of power at 10% second harmonic distortion when input signal is 10 mV. If 40 dB negative voltage series feedback is applied and the out power is to remain at 10W, determine the (a) required input signal (b) percentage harmonic distortion. SOLN: (a) -40 dB
20 log10 1 1 A
A
= -20log10 1
1 A 100
Af
A 1 A
200 100
20
When the amplifier delivers 20W, its output voltage is V0 = A X VS = 2000 X (10 X 10-3) = 20 W.
SJBIT/ECE
Page 170
10ES32
If the output power is to remain at 10W, then the output voltage also must remain at 10W. Hence the input signal required when feedback is applied will be VS =
V0 Af
20 20
1V
(b)The distortion of the amplifier with feedback will be reduced by the factor 1 Df =
A .
10% 100
0.1%
SJBIT/ECE
Page 171
10ES32
Question paper with solutions:

1) With a neat sketch, describe the concept of feedback in amplifiers. Jan2004 [5] Sol.: Feedback is process where in a fast of output parameter is fed back either in series or in shunt with the input parameter to have the advantage
2) Using the block diagram approach, derive an expression for i) input impedance of voltage series feedback amplifie rii) out put impedance of current shunt feedback amplifier
SJBIT/ECE
Page 172
10ES32
Jan 2004(10), July 2005 (8), Jan 2008 (8)
Sol. : i) Input impedance of voltage series.
3) Draw a feedback amplifier in block diagram form. Identify each block and explain its
SJBIT/ECE
Page 173

function. Jan 2006 (8)
10ES32
SJBIT/ECE
Page 174
10ES32
4) Derive an expression for the input resistance of a voltage series feedback topology. July2004 (5) July 2005(5), Jan 2008 (6)
The voltage series feedback topology shown in Fig. 23 with amplifier is replaced by Thevenint's model. Here, A y represents the open circuit voltage gain taking Rs into account. Since throughout the discussion of
SJBIT/ECE
Page 175
10ES32
feedback amplifiers we will consider Rs to be part of the amplifier and we will drop the subscript on the transfer gain and input resistance (AV instead of A YS and Rjf instead of Rj f s). Look at Fig.23 the input resistance with feedback is given as
5) If an amplifier has a bandwidth of 200 kHz and a voltage gain of 100, what will be the new band width and gain if 5% negative feedback is introduced? What would be the amount of feedback if the bandwidth is restricted to 1 MHz? July2004 6) Derive an expression for the input resistance of i) Current series feedback amplifier ii) Voltage shunt feedback amplifier. July 2004 (10), Jan 2005(10) Jan 2007(10) Current series feedback : The current series feedback topology is shown in Fig. 6 with amplifier input circuit is represented by Thevenin's equivalent circuit and output circuit by Norton's equivalent circuit.
SJBIT/ECE
Page 176
10ES32
SJBIT/ECE
Page 177
10ES32
7) An amplifier without feedback gives a fundamental output of 36V with 7percent second harmonic distortion when the input voltage is 0.028 V.i) .If 1.2 percent of the output is fed back into the input in a negative voltage series feedback circuit, what is the output voltage ? ii) If the fundamental output is maintained at 36V but the second harmonic distortion is reduced to 1 percent, what is the input voltage? July 2005(10)
SJBIT/ECE
Page 178
10ES32
Recommended Question:
1. Write the difference between the capacitor coupled single stage amplifier and double stage amplifier with respect to the out put voltage, component selection, frequency response curve and an other parameters. Explain the difference between cc coupled and direct coupled amplifiers. Explain the difference between cascade & cascode connections. Explain the 2 stage RC coupled BJT amplifier. Explain the Darlington circuit and write the significance of it. Explain how the weakest link in the cascaded system have major effect on the total gain
2. 3. 4. 5. 6.
7. Shows cascading of an emitter follower circuit and a common base circuit. Find 8. i) The loaded gain of each stage 9. ii) The total gain for the system, Av and Ays. 10. iii) Thetotal cu:rrent gain for the system 11. iv) The total gain far the system if the emitter follower circuit were removed.(9M) 12. 13. Show that negative feedback increases the bandwidth of an amplifier. (06 Marks) 14. 15. Derive an expression for output resistance of a voltage series feedback amplifier (05M) 16. 17. Draw the cascade configuration and list the advantages of this circuit. (04 Marks) 18. 19. Determine Ai, Rj, Av and Ro for the circuit shown. Given h parameters 20. hie = 1.1 k ohm, hre= 2 X 10-4 21. hoe= 25 x 10-6 U, hfe= 50. (08 Marks) 22. List the advantages of negative feedback amplifier. Derive expressions for Zif and Zof for voltage series feedback amplifier. (08 Marks) 23. 24. With a neat sketch, describe the concept of feedback in amplifiers. Jan2004 [5] 25. 26. Using the block diagram approach, derive an expression for shunt feedback mplifier 27. 28. Draw a feedback amplifier in block diagram form. Identify each block and explain its function. (Chapter-6) [8]
SJBIT/ECE
Page 179
10ES32
Unit: 6
Hrs: 7
Power Amplifiers: Definitions and amplifier types, series fed class A amplifier, Transformer coupled Class A amplifiers, Class B amplifier operations, Class B amplifier circuits, Amplifier distortions.
SJBIT/ECE
Page 180
10ES32
6.1 Introduction:
An amplifying system usually has several cascaded stages. The input and intermediate stages are small signal amplifiers. Their function is only to amplify the input signal to a suitable value. The last stage usually drives a transducer such as a loud speaker, CRT, Servomotor etc. Hence this last stage amplifier must be capable of handling and deliver appreciable power to the load. These large signal amplifiers are called as power amplifiers. Power amplifiers are classified according to the class operation, which is decided by the location of the quiescent point on the device characteristics. The different classes of operation are: (i) Class A
(ii) Class B (iii) Class AB ((iv) Class C
6.2 CLASS A OPERATION:
A simple transistor amplifier that supplies power to a pure resistive load RL is shown above. Let iC represent the total instantaneous collector current, ic designate the instantaneous variation from the quiescent value of
SJBIT/ECE
Page 181
10ES32
IC. Similarly, iB ,ib and IB represent corresponding base currents. The total instantaneous collector to emitter voltage is given by vc and instantaneous variation from the quiescent value VC is represented by vc. Let us assume that the static output characteristics are equidistant for equal increments of input base current ib as shown in fig. below.
If the input signal ib is a sinusoid , the output current and voltage are also sinusoidal.Under these conditions, the non-linear distortion is neglible and the power output may be found graphically as follows. P =VcIc = Ic2 RL ------------------------------ (1)
Where Vc & Ic are the rms values of the output voltage and current respectively.The numerical values of Vc and Ic can be determined graphically in terms of the maximum and minimum voltage and current swings.It is seen that
Ic
and
Im 2
I max
I min
2 2
---------------------------- (2)
Vc
Vm 2
Vmax Vmin 2 2
I m RL 2
2
------------------------- (3)
Vm ----------------- (4) 2 RL
2
Power, Pac =
Vm I m 2
This can also be written as,
SJBIT/ECE
Page 182

Vmax Vmin I max 8 I min
10ES32
Pac =
--------------(5)
DC power Pdc = VCC ICQ
Pac Pdc
Vmax Vmin I max 8VCC I CQ
I min
MAXIMUM EFFICIENCY:
For a maximum swing, refer the figure below.
Vmax
VCC & Vmin
I max
max
2I CQ & I min
VCC 2 I CQ 8VCC I CQ
0
25%
SECOND HARMONIC DISTORTION:

In the previous section, the active device (BJT) is treated as a perfectly linear device. But in general, the dynamic transfer characteristics are not a straight line. This non-linearity arises because of the static output characteristics are not equidistant straight lines for constant increments of input excitation. If the dynamic curve is non-linear over the operating range, the waveform of the output differs from that of the input signal. Distortion of this type is called non-linear or amplitude distortion. To investigate the magnitude of this distortion, we assume that the dynamic curve with respect to the quiescent point Q can be represented by a parabola rather than a straight line as shown below.
SJBIT/ECE
Page 183
10ES32
Thus instead of relating the alternating output current ic with the input excitation ib by the equation ic = Gib resulting from a linear circuit. We assume that the relationship between ic and ib is given more accurately by the expression ic = G1 ib + G2ib2 where the G s are constants. Actually these two terms are the beginning of a power series expansion of ic as a function of ib. If the input waveform is sinusoidal and of the form ib = Ibm Cos t --------------------------------------------(2) Substituting equation (3), into equation (2) ic = G1Ibm Cos t + G2 Ibm2 Cos2 t Since Cos 2 t -----------------------------------------(1)
1 2
1 Cos2 t , the expression for the instantaneous total current 2
reduces the form, iC = IC + ic =IC +B0 + B1 Cos t + B2 Cos 2 t ------------------------ (3)
SJBIT/ECE
Page 184

Where Bs are constants which may be evaluated in terms of the Gs.
10ES32
The physical meaning of this equation is evident. It shows that the application of a sinusoidal signal on a parabolic dynamic characteristic results in an output current which contains, in addition to a term of the same frequency as the input, a second harmonic term and also a constant current. This constant term B 0 adds to the original dc value IC to yield a total dc component of current I C +B0.Thus the parabolic non-linear distortion introduces into the output a component whose frequency is twice that of the sinusoidal input excitation. The amplitudes B0, B1 & B2 for a given load resistor are readily determined from either the static or the dynamic characteristics. From fig. 7.2 above, we observe that When t = 0, t = , ic = Imax
---------------------------------------------------------------------------------(4)
t= /2, ic = IC ic = Imin
By substituting thase values in equation (4) Imax = IC +B0 +B1+ B2 IC = IC + B0 B2 ------------------------------------------------------- (5) Imin = IC +B0 B1+B2 This set of three equations determines the three unknowns B0, B1 & B2. It follows from the second group that B0 = B2 --------------------------------------------------------------------(6) By subtracting the third equation from the first, B1 =
I max 2 I min
--- -----------------------------------------------------(7)
Then from the first or last of equation (6), B2 = B0 =

I max I min 4 2 Ic
------------------------------------------- (8)
The second harmonic distortion D2 is defined as, D2 =
B2 B1
------------------------------------------------------------ (9)
If the dynamic characteristics is given by the parabolic form & if the input contains two frequencies 1 & 2, then the output will consist of a dc term & sinusoidal components of frequencies 1, 2, 21,22 , 1+2 and 1-2.The sum & difference frequencies are called intermodulation or combination frequencies.
SJBIT/ECE
Page 185
10ES32
HIGHER ORDER HARMONIC GENERATION

The analysis of the previous section assumed a parabolic dynamic characteric.But this approximation is usually valid for amplifier where the swing is small. For a power amplifier with a large input swing, it is necessary to express the dynamic transfer curve with respect to the Q point by a power series of the form,
ic
G1ib
G2 i 2 b
G3i 3 b + ---------------------------------- (1)
If the input wave is a simple cosine function of time, then

ib I bm Cos t
B0
--------------------------------------------- (2)
B1Cos t B2 Cos 2 t B3Cos3 t
Then, ic
(3)
Where B0, B2, B3 are the coefficients in the Fourier series for the current. i.e. the total output current is given by
iC
I CQ
ic = I CQ
B0
B1Cos t
B2 Cos2 t
(4)
Where ( I CQ
B0 is the dc component. Since iC is an even function of time, the Fourier series in equation
(4) representing a periodic function possessing the symmetry, contains only Cosine terms. Suppose we assume as an approximation that harmonics higher than the fourth are negligible in the above Fourier series, then we have five unknown terms B0, B1 , B2 , B3, & B4 .To evaluate those we need output currents at five different value of I B . Let us assume that iC Hence, I B At
2 iCos t ----------------------------- (5)
I BQ IB
, IB , IB
2 iCos t ----------------------------------- - (6) I BQ I BQ I BQ , I BQ I BQ i, 2 i,

iC
iC
0,
2 i, i,
iC
iC
I max ------------------- (7)
At t
3 t
I 1 ------------------- ---(8)
2
At At t At
iC
I
I CQ -------------------- (9)
---------------------(10)
2 , IB 3
t
, IB
1 2
I min ----------------------(11)
By combining equations (4) & (7) to (11), we get five equations & solving them, we get the following relations,
SJBIT/ECE
Page 186

1 I max 6 1 I max 3
10ES32
B0
2I 1
2
2I
1 2
I min - I CQ ------------------------- (12)
B1
I1
2
1 2
I min
----------------------------------- (13)
B2
B3
1 I max 4
1 I max 6 1 I max 12
2 I CQ
2I 1
2
I min
2I
--------------------------------------- (14)
1 2
I min
------------------------------ (15)
B4
4I 1
2
6 I CQ
4I
1 2
I min
-------------------- (16)
The harmonic distortion is defined as,
D2
B2 B1
, D3
B3 B1
, D4
B4 B1
-----------------------------(17)
Where D n represents the distortion of the n th harmonic. Since this method uses five points on the output waveform to obtain the amplitudes of harmonics, the method is known as the five point method of determining the higher order harmonic distortion.
POWER OUTPUT DUE TO DISTORTION

If the distortion is not negligible, the power delivered to the load at the fundamental frequency is given by
P1
B1 RL 2
--------------------------------- (1)
The ac power output is,

Pac B1
2
B2
2
B3
D3
2
RL -------- (2) 2
P1
= 1 D2
--------- (3)
Where D2 , D3 etc are the second, third harmonic distortions. Hence, Pac
1 D 2 P1 -------------------------------- (4)
Where D is the total distortion factor & is given by
D2
D3
D4
--------- (5)
For e.g. if D 10% of the fundamental, then
SJBIT/ECE
Page 187

1 0.1 P1
2
10ES32
Pac
Pac
1.01P1 ---------------------------------------- (6)
When the total distortion is 10%, the power output is only 1%.higher than the fundamental power. Thus, only a small error is made in using only the fundamental term P1 for calculating the output power.
6.3 THE TRANSFORMER COUPLED AUDIO POWER AMPLIER

The main reason for the poor efficiency of a direct-coupled classA amplifier is the large amount of dc power that the resistive load in collector dissipates. This problem can be solved by using a transformer for coupling the load.
TRANDFORMER IMPEDANCE MATCHING

Assume that the transformer is ideal and there are no losses in the transformer. The resistance seen looking into the primary of the transformer is related to the resistance connected across the secondary .The impedance matching properties follow the basic transformer relation.
V1 N1 V2 and N2 I1 N2 I2 N1
----------------------------------- (1)
Where
V1 I1 N1
Primary voltage, V2 Primary current, V2
Secondary voltage. Secondary current.
No. of turns in the primary.
SJBIT/ECE
Page 188

N2
No. of turns in the secondary.
10ES32
From Eq. (1)

N1 V2 N2 N2 I2 N1
2
V1 I1
N1 N2
V2 I2
V1 I1
1 V2 --------------------------------------------- (2) n2 I2
V1 V2 are resistive terms, we can write & I1 I2
RL
'
As both
1 RL n2
N1 N2
R L --------------------- (3)
In an ideal transformer, there is no primary drop.Thus the supply voltage VCC appears as the collector-emitter voltage of the transistor. i.e. VCC
VCE ------------------------------------ (4)
When the values of the resistance RB(= R1I I R2) and VCC are known, the base current at the operating point may be calculated by the equation.
IB VCC V BE RB VCC ---------------------- (5) RB
OPERATING POINT:
Operating point is obtained graphically at the point of intersection of the dc load line and the transistor base current curve.
SJBIT/ECE
Page 189
10ES32
After the operating point is determined; the next step is to construct the ac load line passing through this point.
AC LOAD LINE:
In order to draw the ac load line, first calculate the load resistance looking into the primary side of the transformer. The effective load resistance is calculated using Eq.(3) from the values of the secondary load resistance and transformer ratio. Having obtained the value of R ' L , the ac loads line must be drawn so that it passes through the operating point Q and has a slope equal to
1 . The dc and the ac load lines along the R'L
operating point Q are shown. In the above figure, two ac load lines are drawn through Q for different values of R ' L . For R ' L very small, the voltage swing and hence the output power P, approaches zero.For R ' L very large, the current swing is small and again P approaches zero.The variation of power & distort ion wrto load resistance is shown in the plot below.
EFFICIENCY:
Assume that the amplifier as supplying power to a pure resistance load. Then the average power input from the dc supply ic VCC I C . The power absorbed by the output circuit is, I C R1
2
I CVce , where I C & Vce are the
rms output current & voltage respectively & R1 is the static load resistance. If PD is the average power dissipated by the active device, then by the principle of conservation.of energy,
SJBIT/ECE
Page 190

VCC I C I C R1
2
10ES32
PD ------------ (1)
I CVce
Since VCC
VCEQ I C
Vce I c , PD may be written in the form,
PD
VCEQ I C
Vce I c ---------------------- (2)
If the load is not pure resistance, then Vce I e must be replaced by Vce I c must be replaced by
Vce I c Cos , where Cos is the power factor of the load.
The above equation expresses the amount of power that must be dissipated by the active device. If the ac output power is zero i.e. If no applied signal exists, then
PD VCE I C
-------------------------------- (3)
%Efficiency,
acoutputpo wer X 100 -------------- (4) dcpowerinput

1 2 B1 R ' L 2 X 100% --------------- (5) VCC I C B0
In general,
In the distortion components are neglected, then
1 Vm I m V I 2 X 100 50 m m -------------------- (6) VCC I C VCC I C
MAXIMUM EFFICIENCY:
SJBIT/ECE
Page 191
10ES32
An approximate expression for efficiency can be obtained by assuming ideal characteristic curves. Referring to above fig., maximum values of the sine wave output voltage is,
Vm Vmax 2 Vmin
-------------------------- (7)
And
Im
I CQ ----------------------------------- (8)
The rms value of collector voltage,
Vrms
Similarly,
Vm 2 I max
Vmax Vmin 2 2 I min 2 2
-------------- (9)
I rms
--------------------- (10)
The output power is,
Pac
Vrms .I rms
Vmax
Vmax
Vmin
2 2
Vmin . I max 8
I max
I min
2 2
----------------(11)
I min
The input power is,
Pdc
VCC .I CQ
SJBIT/ECE
Page 192

Pac Pdc Vmax Vmin I max 8VCC I CQ I min
10ES32
-------------(12)
The efficiency of a transformer coupled class A amplifier can also be expressed as,
50
Vmax Vmin % -------------------------- (13) Vmax Vmin

0 , I min
The efficiency will be maximum when Vmin values in eq.(12), we get

2VCC .2 I CQ
max
0,Vmax
2Vcc & I max
2I CQ , substituting these
8VCC .I CQ
X 100 50% ----------------- (14)
In practice, the efficiency of class A power amplifier is less than 50% due to losses in the transformer winding.
DRAWBACKS: (1) Total harmonic distortion is very high. (2) The output transformer is subject to saturation problem due to the dc current in the primary.
PUSH-PULL AMPLIFIER:
The distortion introduced by the non-linearity of the dynamic transfer characteristic may be eliminated by a circuit known as a known as push-pull configuration. It employs two active devices and requires input signals 180 degrees out of phase with each other.
The above figure shows a transformer coupled push-pull amplifier. The circuit consists of two centre tapped transformers T1 & T2 and two identical transistors Q1 and Q2.The input transformer T1 does the phase
SJBIT/ECE
Page 193
10ES32
splitting. It provides signals of opposite polarity to the transistor inputs. The output transformer T 2 is required to couple the ac output signal from the collector to the load. On application of a sinusoidal signal, one transistor amplifies the positive half-cycle of the input, whereas the other transistor amplifies the negative half cycle of the same signal. When a transistor is operated as class-B amplifier, the bias point should be fixed at cut-off so that practically no base current flows without an applied signal. Consider an input signal (base current of the form ib1 The output current of this transistor is given as,
i1 IC B0 B1Cos t B2 Cos 2 t B3Cos3 t I bm Cos t applied to Q1 .
--------- (1)
The corresponding input signal to Q2 is

ib 2 ib1 I bm Cos t
The output current of this transistor is obtained by replacing
t by
in expression for i1 . i.e.
i2 ( t )
i2 IC B0 B0 B1Cos t B1Cos t
i1 ( t
) ------------------ (2)
= IC
B2 Cos 2 t
B3 Cos3 t
-- (3)
As illustrated in the above fig., the current i1 & i2 are in opposite directions through the output transformer windings. The total output current is the proportional to the difference between the collector currents in the two transistors. i.e.
i k i1 i2 2k B1Cos t B3 Cos3 t
-------- (4)
This expression shows that a push-pull circuit cancels out all even harmonics in the output and will leave the third harmonic as the principal source of distortion. This is true only when the two transistors are identical. If their characteristics differ appreciably, the even harmonics may appear.
ADVANTAGES OF PUSH-PULL SYSTEM:

Because no even harmonics are present in the output of a push-pull amplifier ,such a circuit will give more output per active device for given amount of distortion. Also, a push-pull arrangement may be used to obtain less distortion for given power output per transistor. It can be noticed that the dc component of the collector current oppose each other magnetically in the transformer core. This eliminates any tendency towards core saturation and consequent non-linear distortion that might arise from the curvature of the magnetization curve.
SJBIT/ECE
Page 194
10ES32
Another advantage of this system is that the effects of ripple voltages that may be contained in the power supply because of inadequate filtering will be balanced out. This cancellation results because the currents produced by this ripple voltage are in opposite directions in the transformer winding and so will not appear in the load.
6.4 CLASS-B AMPLIFIER

The circuit for the class-B push pull system is the same as that for the class A system except that the devices are biased approximately at cut-off. The above circuit (class A) operates in class B if R2 =0 because a silicon transistor is essentially at cut off if the base is shorted to the emitter. ADVANTAGES OF CLASS B OPERATION (1) It is possible to obtain greater power output (2) Efficiency is higher (3) Negligible power loss at no signal. DRAWBACKS OF CLASS B AMPLIFIER (1) Harmonic distortion is higher
(2) Self bias cant be used (3) Supply voltage must have good regulation
POWER CONSIDERATION.
To investigate the power conversion efficiency of the system, it is assumed that the output characteristics are equally spaces for equal intervals of excitation, so that the dynamic transfer curve is a straight line. It also assumes that the minimum current is zero. The graphical construction from which to determine the output current & voltage wave3shapes for a single transistor operating as a class B stage is indicated in the above figure. Note that for sinusoidal excitation, the output is
SJBIT/ECE
Page 195
10ES32
sinusoidal during one half of each period and is zero during the second half cycle. The effective load resistance is R
'' L
N1 N2
R L where N 1 represents the number of primary turn to the center tap.
The waveform illustrated in the above figure represents one transistor Q1 only. The output of Q2 is, of course, a series of sine loop pulses that are 180 degrees out of phase with those of Q1.The load current, which is proportional to the difference between the two collector currents, is therefore a perfect sine wave for the ideal conditions assumed. The power output is
P ImIm 2 I m VCC Vmin 2
-------------------------- (1)
The corresponding direct collector current ion each transistor under load is the average value of the half sine loop since I dc
Im
for this waveform, the dc input power from the supply is,
Pi 2 I mVCC
----------------------- (2)
The factor 2 in this expression arises because two transistors are used in the push-pull system. From equations (1) and (2) ,
P0 X 100 Pi
Since Vmin
VCC
Vm 4 VCC
Vmin X 100% V CC
4
The large value of
X 100%
78.5% ---------------------- (3)
results from the fact that there is no current in a class B system if there is no excitation,
where as there is a drain from the power supply in class A system even at zero signal.
POWER DISSIPATION
The power dissipation PC in both transistors is the difference between the ac power output and dc power input.
PC Pdc Pac Pi P0
VCC I m
Vm I m 2
SJBIT/ECE
Page 196

2 Vm R'L Vm
2 '
10ES32
VCC
---------------------------- (5)
0 ,
2 RL
This equation shows that the collector dissipation is zero at no signal Vm Rises as Vm is increases and passes through a maximum at Vm
2VCC
MAXIMUM POWER DISSIPATION

The condition for maximum power dissipation can be found by differentiating eq.(5) wrt Vm and equating it to zero.
dPC dVm Vm RL
'
2 VCC RL
' '
2Vm 2 RL
'
2 VCC RL
2
Vm
VCC ----------------------------------- (6)
Substituting the value of Vm in eq.(5), we get P PC ,max
2 VCC 2 RL
=
'
VCC
VCC
X
2 '
1 2 RL
'
4VCC
2
2 '
2 VCC
2
2 '
RL
RL
'
2 VCC
2
RL
------------- (7)
Output power, P0 When Vm

VCC
2 '
Vm
2 RL
P0,max
VCC
2 RL
----------------------------------------- (8)
Equation (7) can be written as
PC ,max PC ,max
4
2
VCC
2 '
4
2
2 RL
P0,max
4
2
P0,max
0.4 P0,max ---------------------- (9)
SJBIT/ECE
Page 197
10ES32
Equation (9) gives the maximum power dissipated by both the transistors and therefore the maximum power dissipation per transistor is,
PC ,max 2
PC ,max per transistor =
4 P0,max 2 2
0.2 P0,max
----- (10)
If, for e.g. 10W maximum power is to be delivered from a class B push-pull amplifier to the load, then power dissipation ratio of each transistor should be 0.2 X 10W=2W.
HARMONIC DISTORTION
The output of a push-pull system always possesses mirror symmetry, so that
I1
2
IC
0, I max
I min &
1 2
We know that B0
1 I max 6 1 I max 3
2I 1
2
2I
1 2
I min
IC
B1
I1
2
1 2
I min
B2
B3
1 I max 4
1 I max 6 1 I max 12
I min & I 1
2
2I C
2I 1
2
I min
2I I min
1 2
B4
4I 1
2
6I C
1 2
4I
1 2
I min
When I C
0, I max
B0
I
0
, the above equations reduce to ----------------------- (11)
B2
B4
B1
2 I max 3 1 I max 3
I1
2
------------------------ (12)
B3
2 I 1 ------------------------ (13)
2
Note that there is no even harmonic distortion. The major contribution to distortion is the third harmonic and is given by ,
SJBIT/ECE
Page 198

B3 B1
10ES32
D3
100% ------------------------- (14)
The output power taking distortion into account is given by
P0
1 D3
B1 RL 2
'
--------------------- (15)
SPECIAL CIRCUITS
Fig 3
A circuit that avoids using the output transformer is shown above. This configuration requires a power supply whose centre tap is grounded. Here, high powered transistors are used. They have a collector to emitter output impedance in the order of 4 to 8 .This allows single ended push-pull operation. The
voltage developed across the load is again due to the difference in collector currents i1 push-pull application.
i2 , so this is a true
PROBLEMS
P1. Calculate the input power and efficiency of the amplifier shown below for an input Voltage resulting in a base current of 10mA peak. Also calculate the power dissipated by the transistor.
SJBIT/ECE
Page 199
10ES32
SOLN: The Q point for the given circuit is determined as follows.

IB
IC
VCC
IB
VBE RB
20 0.7 1X 103
19.3mA
482.5mA
25 X 19.3mA
VCE
VCC
I C RC
20 482.5 X 10 3 X 20 10.35V
I C ( peak)
Pac
Input power, Pdc Efficiency,
I B ( peak)
I CPEAK 2
25X 10mA
0.625W
3
250mA
VCC I C
Pac Pdc
20 X 482.5 X 10
0.625 X 100% 9.65
Pdc
9.6W
6.48%
Pac 9.65 0.625 9.025W
Power dissipated by the transistor, PC
P2:
A class A power amplifier with a direct coupled load has a collector efficiency of 30% and delivers a power input of 10W.Find (a) the dc power input (b) the power dissipation `of full output and (C) the desirable power dissipation rating of the BJT.
SOLN: Given Pac (a)
10W ,
30%
0.30
Pac Pdc
SJBIT/ECE
Page 200

Pac 10 0.3
10ES32
Pdc
33.33W
33.33 5
'
(b) Dissipation at full output, PC (c) Dissipation at no output, PC BJT rating = 33.33W
28.33W
Pdc
33.33W
P3: A BJT supplies 0.85 W to a 4K
load. The zero signal dc collector current is
31 mA. Determine the percent second harmonic distortion. SOLN: Given P
0.85W , I C ,Zero
34mA
31mA
RL
4k , I C ,signal
Using the dynamic characteristics of
the transistor,
ic
B0
G1ib
G2 i 2 b We have
I C signal I C nosignal
=34-31=3mA
Power, P
2
B1 RL 2 orB1 2
2P RL
B1
Or
2 X 0.85 4K
430X 10
B1
20.6mA
The second harmonic distortions,
D2
B2 B1
X 100%
3mA X 100% 14.6% 20.6mA
P4. Design a class B push pull circuit to deliver 200mW to a 4
load. Output transformer efficiency
is 70%., VCE=25V, average rating of the transistor to be used is 165Mw at 250 C .Determine VCC , collector to collector resistance RCC SOLN: Given Pac=200mW, RL=4 ,
0.7 , VCE(max) =25V, Ptrans=165mW, at 250C,RE=10
SJBIT/ECE
Page 201

Assume that the given power delivered to the
10ES32
load is maximum.
Pac
Pac max
200 0.7
285.714mW on primary of transformer.
Maximum voltage rating per transistor is 2VCC. VCC =12.5V. Let VCC=12V
Pacprimary 1 VCC 2 R' L
2
2
R' L
2 1 VCC 12 X 2 Pacprimary 285.714X 10
252
But R ' L
n2 N1 N2 RL R' L 8
RL n2
N1 N2
RL
4 252
0.125
P5: A single stage, class A amplifier has VCC=20V, VCEQ = 10V, ICQ= 600mA, and ac output current is varied by
300mA with the ac input signal. Determine the (a) power supplied by the dc source to the
amplifier circuit (b) dc power consumed by the load resistor (c) ac power developed across the load resistor (d) dc power delivered to the transistor (e) dc power wasted in the transistor collector (f) overall efficiency (g) collector efficiency. SOLN: Given VCC = 20V, VCEQ=10V, ICQ = 600Ma, RL = 16 Pdc = VCC .ICQ=20X0.6=12W (b) DC power consumed by the load resistor is given by PLdc = (ICQ)2 RL = (0.6)2X16 = 5.76 W (c) AC power developed across the load resistor is P ac. , Imax= 300Ma
(a) Power supplied by the dc source to the amplifier circuit is given by
I
Pac
Im 2
0.3 2
0.212
0.212 16
2
I 2 RL
0.72W
SJBIT/ECE
Page 202

(d) DC power delivered to the transistor
10ES32
Ptr dc
Pdc
PLdc
12 5.76 6.24W
(e) DC Power wasted in the transistor collected is
Pdc
Ptr dc
Pac
Pac Pdc
C
6.24 0.72 5.52W

0.72 12 0.06 6%
(f) Overall efficiency,
(g) Collector efficiency,
Pac Ptr dc
0.72 11.5% 6.24
SJBIT/ECE
Page 203
10ES32

1) How are amplifiers classified? Discuss them briefly. July 2005 (6)
Sol.: For an amplifier, a quiescent Q point is fixed by selecting the proper dc biasing to the transistors used. The quiscent operating point is shown on the load line, which is plotted on the output characteristics of the transistor. The position of the quiescent point on the load line decides the class of operation of the power amplifier. The various classes of the power amplifier are i) Class A ii) Class B iii) Class C iv) Class AB
i)
Class A amplifiers :
The power amplifiers is said to be class A amplifier if the Q point and the input signal are selected such that the output signal is obtained for a full input cycle. For this, position of the Q point is approximately at the mid points of the load line. ii) Class B amplifiers: The power amplifiers is said to be class B amplifier if the Q point and the input signal are selected, such that the output signal is obtained only for one half cycle for a full input cycle. For this operation, the Q point is shifted on x-axis that is transistor is biased to cut off.
SJBIT/ECE
Page 204
10ES32
SJBIT/ECE
Page 205
10ES32
2) Derive an expression for the maximum conversion efficiency of a class B push pull amplifier? Jan2004(10), Jan2005(10) July 2008(10)
SJBIT/ECE
Page 206
10ES32
SJBIT/ECE
Page 207
10ES32
3) A single transistor ampltfier with transformer coupled load produces harmonic amplitudes in the output as Jan 2005, July 2007 (10)Jan 2008 (10)
SJBIT/ECE
Page 208
10ES32
4) Calculate the peak power dissipation in each transistor and the maximum power output in a class B push pull amplifier if Vcc = 10 V and R' L = 4.0. July2006 (8)
SJBIT/ECE
Page 209
10ES32
1 2 3 How are amplifiers classified? Discuss them briefly. ([6] july2005 Derive an expression for the maximum conversion efficiency of a class B push pull amplifier lJan2004,Jan2005) A single transistor ampltfier with transformer coupled load produces harmonic amplitudes in the output as jan2005
Explain the working of a class B push pull amplifier. Prove that the maximum efficiency is 78.5%. (10 Marks) 5 A single transistor amplifier with transformer coupled load produces harmonic amplitudes in the output as Bo = 1.5 mA, B1 = 120 mA, B2 = 10 mA, B3 = 4 mA, B4 = 2 mA, Bs = 1 mA. i) Determine the percentage total harmonic distortion Assume second identical transistor is used along with suitable transformer to provide push pull operation. Using the above harrmonic amplitudes, determine the new total harmonic distortion. JULY2009(10 Marks) 6. With the help of a circuit diagram, explain the working of c1ass-B push pull amplifier. Obtain an expression for maximum conversion efficiency of this amplifier. (09Marks) 7. Discuss the different types of power amplifiers. (05 Marks) 8. For distortion readings of D2 = 0.15, D3 = 0.01 arid D4 = 0.05 with II = 3.3 Rc = 40, Find - i) Total harmonic distortion D, ii) Fundamental power component, iii) Total power. (06 Marks) 9. Show that even harmonics are absent in the out put of a push pull amplifier 10. Discuss how rectification may take place in a power amplifier. 11. What are the advantage of push pull amplifier.
SJBIT/ECE
Page 210
10ES32
Unit: 7
Hrs: 6
Oscillators: Oscillator operation, Phase shift Oscillator, Wienbridge Oscillator, Tuned Oscillator circuits, Crystal Oscillator.
SJBIT/ECE
Page 211
10ES32
7.1 Introduction:
Positive feedback drives a circuit into oscillation as in various types of oscillator circuits. A typical feedback connection is shown in Fig. 7.1. The input signal, Vs, is applied to a mixer network, where it is combined with a feedback signal, Vf. The difference of these signals, Vi, is then the input voltage to the amplifier. A portion of the amplifier output, Vo, is connected to the feedback network ( ), which provides a reduced portion of the output as feedback signal to the input mixer network If the feedback signal is of opposite polarity to the input signal, as shown in Fig. 18.1, negative feedback results. While negative feedback results in reduced overall voltage gain, a number of improvements are obtained, among them being: 1. Higher input impedance. 2. Better stabilized voltage gain. 3. Improved frequency response. 4. Lower output impedance. 5. Reduced noise. 6. More linear operation. .
The use of positive feedback that results in a feedback amplifier having closedloop gain |Af | greater than 1 and satisfies the phase conditions will result in operation as an oscillator circuit. An oscillator circuit then provides a varying output signal. If the output signal varies sinusoidally, the circuit is referred to as a sinusoidal oscillator. If the output voltage rises quickly to one voltage level and later drops quickly to another voltage level, the circuit is generally referred to as a pulse or square-wave oscillator. consider the feedback circuit of Fig. 18.18. When the switch at the amplifier input is open, no oscillation occurs. Consider that we have a fictitious voltage at the amplifier input (Vi). This results in an output voltage Vo AVi after the amplifier stage and in a voltage Vf (AVi) after the feedback stage. Thus, we have a feedback voltage Vf AVi, where A is referred to as the loop gain. If the circuits of the base amplifier and feedback network provide A of a correct magnitude and phase, Vf can be made equal to Vi. Then, when the switch is closed and fictitious voltage Vi is removed, the circuit will continue operating since the feedback voltage is sufficient to drive the amplifier and feedback circuits resulting in a proper input voltage to sustain the loop operation. The output waveform will still exist after the switch is closed if the condition
A = 1 is met. This is known as the Barkhausen criterion for oscillation.
7.2 PHASE-SHIFT OSCILLATOR
SJBIT/ECE
Page 212
10ES32
An example of an oscillator circuit that follows the basic development of a feedback circuit is the phase-shift oscillator. An idealized version of this circuit is shown in Fig. Recall that the requirements for oscillation are that the loop gain, A, is greater than unity and that the phase shift around the feedback network is 180 (providing positive feedback). In the present idealization, we are considering the feedback network to be driven by a perfect source (zero source impedance) and the output of the feedback network to be connected into a perfect load (infinite load impedance). The idealized case will allow development of the theory behind the operation of the phase-shift oscillator. Practical circuit versions will then be considered.
If a transistor is used as the active element of the amplifier stage, the output of the feedback network is loaded appreciably by the relatively low input resistance (hie) of the transistor. Of course, an emitter-follower input stage followed by a common-emitter amplifier stage could be used. If a single transistor stage is desired, however, the use of voltage-shunt feedback (as shown in Fig. 18.21b) is more suitable. In this connection, the feedback signal is coupled through the feedback resistor R in series with the amplifier stage input resistance (Ri). Analysis of the ac circuit provides the following equation for the resulting oscillator frequency: fr = 1/26RC 7.3 WIEN BRIDGE OSCILLATOR A practical oscillator circuit uses an op-amp and RC bridge circuit, with the oscillator frequency set by the R and C components. Figure 18.23 shows a basic version of a Wien bridge oscillator circuit. Note the basic bridge connection. Resistors R1 and R2 and capacitors C1 and C2 form the frequency-adjustment elements, while resistors R3 and R4 form part of the feedback path. The op-amp output is connected as the bridge input at points a and c. The bridge circuit output at points b and d is the input to the op-amp.
SJBIT/ECE
Page 213
10ES32
R and C are used for frequency adjustment and resistors R1 and R2 form part of the feedback path. If R3 = R4 =R, C1 = C2 = C, the resulting frequency is f = 1/2RC and R2 / R1 = 2
7.4 TUNED OSCILLATOR CIRCUIT

Tuned-Input, Tuned-Output Oscillator Circuits A variety of circuits can be built using that shown in Fig. 18.25 by providing tuning in both the input and output sections of the circuit. Analysis of the circuit of Fig. reveals that the following types of oscillators are obtained when the reactance elements are as designated:
Reactance Element Oscillator Type

Colpitts oscillator Hartley oscillator Tuned input, tuned output
X1
C L LC
X2
C L LC
X3
L C
Colpitts Oscillator
A transistor Colpitts oscillator circuit can be made as shown in Fig.
SJBIT/ECE
Page 214
10ES32
Hartley Oscillator Below figure shows a transistor Hartley oscillator circuit
7.5 CRYSTAL OSCILLATOR

A crystal oscillator is basically a tuned-circuit oscillator using a piezoelectric crystal as a resonant tank circuit. The crystal (usually quartz) has a greater stability in hold- ing constant at whatever frequency the crystal is originally cut to operate. Crystal oscillators are used whenever great stability is required, such as in communication trans- mitters and receivers.
SJBIT/ECE
Page 215

Characteristics of a Quartz Crystal
10ES32
A quartz crystal (one of a number of crystal types) exhibits the property that when mechanical stress is applied across the faces of the crystal, a difference of potential develops across opposite faces of the crystal. This property of a crystal is called the piezoelectric effect. Similarly, a voltage applied across one set of faces of the crystal causes mechanical distortion in the crystal shape. When alternating voltage is applied to a crystal, mechanical vibrations are set up these vibrations having a natural resonant frequency dependent on the crystal. Although the crystal has electromechanical resonance, we can represent the crystal action by an equivalent electrical resonant circuit as shown in Fig. 18.31. The inductor L and capacitor C represent electrical equivalents of crystal mass and compliance, while resistance R is an electrical equivalent of the crystal structures internal fric- tion. The shunt capacitance CM represents the capacitance due to mechanical mount- ing of the crystal. Because the crystal losses, represented by R, are small, the equivalent crystal Q (quality factor) is high typically 20,000. Values of Q up to almost 106 can be achieved by using crystals. The crystal as represented by the equivalent electrical circuit of Fig. 18.31 can have two resonant frequencies. One resonant condition occurs when the reactances of the series RLC leg are equal (and opposite). For this condition, the series-resonant impedance is very low (equal to R). The other resonant condition occurs at a higher frequency when the reactance of the series-resonant leg equals the reactance of capacitor CM. This is a parallel resonance or antiresonance condition of the crystal. At this frequency, the crystal offers a very high impedance to the external circuit. The impedance versus frequency of the crystal is shown in Fig. 18.32. In order to use the crystal properly, it must be connected in a circuit so that its low impedance in the series-resonant operating mode or high impedance in the antiresonant operating mode is selected.
Electrical equivalent circuit of a crystal.
SJBIT/ECE
Page 216
10ES32
Crystal impedance ersus frequency.
SJBIT/ECE
Page 217
10ES32

1. Explain with the help of a circuit diagram, the working of an RC phase shift oscillator . July 2008(8),jan2009(8)
The RC Phase Shift Oscillator: At low frequencies (around 100 KHz or less), resistors are usually employed to determine the frequency oscillation. Various circuits are used in the feedback circuit including ladder network.
Figure: Circuit diagram of RC phase shift Oscillator
It consists of a conventional single transistor amplifier and a RC phase shift circuit. The RC phase shift circuit consists of three sections R1C1, R2C2, and R3C3.At some particular frequency f0 the phase shift in each RC section is 600 so that the total phase shift produced by the RC network is 180 0. The frequency of oscillation is given by
fo
1 ---------------------------(6) 2 RC 6
When the circuit is switched ON it produces oscillations of frequency determined by equation 1. The output EO of the amplifier is feedback to RC feedback network. This network produces a phase shift of 1800 and the transistor gives another 1800 shift. Thereby total phase shift of the output signal when fed back is 3600 Merits-
SJBIT/ECE
Page 218

1. They do not require any transformer or inductor thereby reduce the cost.
10ES32
2. They are quite useful in the low frequency range where tank circuit oscillators cannot be used. 3. They provide constant output and good frequency stability. Demerits 1. It is difficult to start oscillations. 2. The circuit requires a large number of components. 3. They cannot generate high frequencies and are unstable as variable frequency generators.
2 With the help of Barkhousen criterion, explain the working of a BJT crystal oscillator. July 2008 Barkhausen criterion. We know that the active component in a feedback amplifier produces a voltage gain (Av)) while the feedback network introduces a loss or attenuation ( v). In order for an oscillator to work properly, the following relationship must be met: Av v = 1 Av
This relationship is called the Barkhausen criterion. If this criterion is not met, one of the following occurs: 1. If Av v < 1 , the oscillations die out after a few cycles. 2. If Av v > 1 , the oscillator drives itself into saturation and cutoff clipping. The Barkhausen criterion for oscillations can be summarized as follows : In order to make a circuit to work as an oscillator it should satisfy the following Barkhausen criterion 1.The total phase shift around a loop should be 0 or 360. 4) With the help of a neat circuit diagram, explain transistor colpitts oscillator. Write the expression for the frequency of oscillation. July 2008 (08) The Colpitts Oscillator: The Colpitts oscillator is a discrete LC oscillator that uses the tank circuit described above.A pair of tapped capacitors and an inductor is used to produce regenerative feedback. A Colpitts oscillator is shown in Figure -5. The operating frequency is determined by the tank circuit. By the formula:
SJBIT/ECE
Page 219
10ES32
The key to understanding this circuit is knowing how the feedback circuit produces its 180 phase shift and the other 180 is produced from the inverting action of the CE amplifier. The feedback circuit produces a 180 voltage phase shift as follows: 1. The amplifier output voltage is developed across . 2. The feedback voltage is developed across . 3. As each capacitor causes a 90 phase shift, the voltage at the top of (the output voltage) must be 180 out of phase with the voltage at the bottom of (the feedback voltage). The first two points are fairly easy to see. measured. is between the collector and ground. This is where the output is
is between the transistor base and ground, or in other words, where the input is measured. Point three is explained using the circuit in Figure -6.
FIGURE -6 Figure 6 is the equivalent representation of the tank circuit in the Colpitts oscillator. Lets assume that the inductor is the voltage source and it induces a current in the circuit. With the polarity shown across the inductor, the current causes potentials to be developed across the capacitors with the polarities shown in the figure. Note that the capacitor voltages are 180 out of phase with each other. When the polarity of the inductor voltage reverses, the current reverses, as does the resulting polarity of the voltage across each capacitor (keeping the capacitor voltages 180 out of phase).
SJBIT/ECE
Page 220

The value of the feedback voltage is determined (in part) by the is defined by the ratio of . By formula: Av = XC2/X C1 or C 1/C 2
10ES32
of the circuit. For the Colpitts oscillator,
As with any oscillator, the product of A must be slightly greater than 1. As mentioned earlier and . Therefore: Av = Vout/Vf = C2/C1 As with any tank circuit, this one will be affected by a load. To avoid loading effects (the circuit loses some efficiency), the output from a Colpitts oscillator is usually transformer-coupled to the load, as . Capacitive coupling is also acceptable so long as:
where
is the total capacitance in the feedback network
5) With the help of new circuit diagram of Crystal oscillator, explain briefly July 2008 (10)
Figure: Circuit diagram of Transistor crystal oscillator
SJBIT/ECE
Page 221
10ES32
Figure shows the transistor crystal oscillator. The crystal will act as parallel tuned circuit. At parallel resonance, the impedance of the crystal is maximum. This means that there is a maximum voltage drop across C2. This in turn will allow the maximum energy transfer through the feedback network. The feedback is +ve. A phase shift of 1800 is produced by the transistor. A further phase shift of 180 0 is produced by the capacitor voltage divider. This oscillator will oscillate only at f p. Where fp = parallel resonant frequency ie the frequency at which the vibrating crystal behaves as a parallel resonant circuit.
fp
1 2 LC T CC m C Cm
where CT
Advantages 1. Higher order of frequency stability 2. The Q-factor of the crystal is very high.
Disadvantages 1. Can be used in low power circuits. 2. The frequency of oscillations cannot be changed appreciably.
SJBIT/ECE
Page 222
10ES32
1. Explain with the help of a circuit diagram, the working of an RC phase shift oscillator(08 Marks) 2. With the help of Barkhousen criterion, explain the working of a BJT crystal oscillator.(08 Marks) 3 Calculate the frequency of a Wien Bridge oscillator circuit when R = 12 k ohm and C = 2400 pf. (04 Marks) 4. What is Barkhausen criterion? Explain how oscillations start in an oscillator. (07 Marks) 5. With the help of a neat circuit diagram, explain transistor colpitts oscillator. Write the expression for the frequency of oscillation. (08 Marks) 6 A quartz crystal has L = 0.12 H, C = 0.04 pF CM = pF and R = 9.2 kQ. Find frequency, ii) Parallel resonant frequency. 7 Write the short notes on LC ,RC &Hartely oscillator i) Series resonant
SJBIT/ECE
Page 223
10ES32
Unit: 8
Hrs: 7
FET Amplifiers: FET small signal model, Biasing of FET, Common drain common gate configurations, MOSFETs, FET amplifier networks.
SJBIT/ECE
Page 224
10ES32
8.1 Field Effect Transistor (FET)

The FET is a three terminal device like the BJT, but operates by a different principle. The three terminals are called the source, drain, and gate. The voltage applied to the gate controls the current flowing in the sourcedrain channel. No current flows through the gate electrode, thus the gate is essentially insulated from the source-drain channel. Because no current flows through the gate, the input impedance of the FET is extremely large (in the range of 10101015 ). The large input impedance of the FET makes them an excellent choice for amplifier inputs. The two common families of FETs, the junction FET (JFET) and the metal oxide semiconductor FET (MOSFET) differ in the way the gate contact is made on the source-drain channel. In the JFET the gate-channel contact is a reverse biased pn junction. The gate-channel junction of the JFET must always be reverse biased otherwise it may behave as a diode. All JFETs are depletion mode devices they are on when the gate bias is zero (VGS = 0). In the MOSFET the gate-channel contact is a metal electrode separated from the channel by a thin layer of insulating oxide. MOSFETs have very good isolation between the gate and the channel, but the thin oxide is easily damaged (punctured!) by static discharge through careless handling. MOSFETs are made in both depletion mode (on with zero biased gate, VGS = 0) and in enhancement mode (off with zero biased gate). In this class we will focus on JFETs. Schematic symbols. Two versions of the symbols are in common use. The symbols in the top row depict the source and drain as being symmetric. This is not generally true. Slight asymmetries are built into the channel during manufacturing which optimize the performance of the FET. Thus it is necessary to distinguish the source from the drain. In this class we will use the asymmetric symbols found on the bottom row, which depict the gate nearly opposite the source. The designation n-channel means that the channel is n doped and the gate is p doped. The p-channel is complement of n-channel.
SJBIT/ECE
Page 225

Common Nomenclature (n-channel FET example).
10ES32
Regions of JFET operation: Cut-off region: The transistor is off. There is no conduction between the drain and the source when the gate-source voltage is greater than the cut-off voltage. (ID = 0 for VGS > VGS,off) Active region (also called the Saturation region): The transistor is on. The drain current is controlled by the gate-source voltage (VGS) and relatively insensitive to VDS. In this region the transistor can be an amplifier.
In the active region: Ohmic region: The transistor is on, but behaves as a voltage controlled resistor. When VDS is less than in the active region, the drain current is roughly proportional to the source-drain voltage and is controlled by the gate voltage.
In the ohmic region: Common Specifications. IDSS is the drain current in the active region for VGS = 0. (ID source shorted to gate) VGS,off is the minimum VGS where ID = 0. VGS,off is negative for n-channel and positive for p-channel..
SJBIT/ECE
Page 226

gm is the transconductance, the change in ID with VGS and constant VDS.
10ES32
Common Circuit Applications: Voltage Controlled Switch. For the on state the gate voltage VGS = 0 and for the off state |VGS| > |VGS,off| (of greater magnitude than VGS,off and with the same sign). The sign of the voltage depends on the type of FET, negative for n-channel and positive for p-channel.
Current Source. The drain current is set by RS such that VGS = IDRS. Any value of current can be chosen between zero and IDSS (see the ID vs VGS graph for the JFET).
Source Follower. The simple source follower is shown below. The improved version is shown at the right. The lower JFET forms a current source. The result is that VGS is held constant, removing the defects of the simple circuit.
SJBIT/ECE
Page 227
10ES32
Voltage-Controlled Resistor. VGS must be between zero and
VGS,off. JFET Diode. The JET pn gate junction can be used as a diode by connecting the source and the drain terminals. This is done if very low reverse leakage currents are required. The leakage current is very low because the reverse leakage current scales with the gate area. Small gate areas are designed into JFETs because it decreases the gate-source and the gate-drain capacitances
Unlike BJTs, thermal runaway does not occur with FETs, as already discussed in our blog. However, the wide differences in maximum and minimum transfer characteristics make ID levels unpredictable with simple fixed-gate bias voltage. To obtain reasonable limits on quiescent drain currents I D and drain-source voltage VDS, source resistor and potential divider bias techniques must be used. With few exceptions,
SJBIT/ECE
Page 228
10ES32
MOSFET bias circuits are similar to those used for JFETs. Various FET biasing circuits are discussed below: 8.2 Fixed Bias.
DC bias of a FET device needs setting of gate-source voltage VGS to give desired drain current ID . For a JFET drain current is limited by the saturation current I DS. Since the FET has such a high input impedance that no gate current flows and the dc voltage of the gate set by a voltage divider or a fixed battery voltage is not affected or loaded by the FET. Fixed dc bias is obtained using a battery VQG. This battery ensures that the gate is always negative with respect to source and no current flows through resistor RG and gate terminal that is IG =0. The battery provides a voltage VGS to bias the N-channel JFET, but no resulting current is drawn from the battery VGG. Resistor RG is included to allow any ac signal applied through capacitor C to develop across R G. While any ac signal will develop across RG, the dc voltage drop across RG is equal to IG RG i.e. 0 volt. The gate-source voltage VGS is then VGS = - vG vs = vGG 0 = VGG The drain -source current ID is then fixed by the gate-source voltage as determined by equation. This current then causes a voltage drop across the drain resistor R D and is given as VRD = ID RD and output voltage, Vout
= VDD ID RD
Self-Bias.
SJBIT/ECE
Page 229
10ES32
This is the most common method for biasing a JFET. Self-bias circuit for N-channel JFET is shown in figure. Since no gate current flows through the reverse-biased gate-source, the gate current IG = 0 and, therefore,vG = iG RG = 0 With Vs= ID Rs a drain current ID the voltage at the S is
The gate-source voltage is then VGs = VG - Vs = 0 ID Rs = ID Rs So voltage drop across resistance Rs provides the biasing voltage VGg and no external source is required for biasing and this is the reason that it is called self-biasing. The operating point (that is zero signal ID and VDS) can easily be determined from equation and equation given below : VDS = VDD ID (RD + RS) Thus dc conditions of JFET amplifier are fully specified. Self biasing of a JFET stabilizes its quiescent operating point against any change in its parameters like transconductance. Let the given JFET be replaced by another JFET having the double conductance then drain current will also try to be double but since any increase in voltage drop across Rs, therefore, gate-source voltage, VGS becomes more negative and thus increase in drain current is reduced.
SJBIT/ECE
Page 230

Potential-Divider Biasing.
10ES32
fet-potential-divider-biasing A slightly modified form of dc bias is provided by the circuit shown in figure. The resistors RGl and RG2 form a potential divider across drain supply VDD. The voltage V2 across RG2 provides the necessary bias. The additional gate resistor RGl from gate to supply voltage facilitates in larger adjustment of the dc bias point and permits use of larger valued RS. The gate is reverse biased so that IG = 0 and gate voltage VG =V2 = (VDD/R G1 + R G2 ) *RG2 And
SJBIT/ECE
Page 231

VGS = vG vs = VG - ID Rs
The circuit is so designed that ID Rs is greater than VG so that VGS is negative. This provides correct bias voltage.
10ES32
The operating point can be determined as ID = (V2 VGS)/ RS And VDS = VDD ID (RD + RS) Figure 3-51 shows a basic common-source amplifier circuit containing an N-channel JFET. The characteristics of this circuit include high input impedance and a high voltage gain. The function of the circuit components in this figure is very similar to those in a triode vacuum tube common-cathode amplifier circuit. C1 and C3 are the input and output coupling capacitors. R1 is the gate return resistor and functions much like the grid return resistor in a vacuum tube circuit. It prevents unwanted charge buildup on the gate by providing a discharge path for C1. R2 and C2 provide source self-bias for the JFET, which operates like cathode self-bias. R3 is the drain load resistor, which acts like the plate or collector load resistor. Figure 351.JFET common source amplifier. The phase shift of 180 degrees between input and output signals is the same as that of common- cathode vacuum tube circuits (and common-emitter transistor circuits). The reason for the phase shift can be seen easily by observing the operation of the N-channel JFET. On the positive alternation of the input signal, the amount of reverse bias on the P-type gate material is reduced, thus increasing the effective cross-sectional area of the channel and decreasing source-to-drain resistance. When resistance decreases, current flow through the JFET increases. This increase causes the voltage drop across R3 to increase, which in turn causes the drain voltage to decrease. On the negative alternation of the cycle, the amount of reverse bias on the gate of the JFET is increased and the action of the circuit is reversed. The result is an output signal, which is an amplified 180-degree-out-of-phase version of the input signal. A second type of field-effect transistor has been introduced in recent years that has some advantages over the JFET. This device is the metal oxide semiconductor field effect transistor (MOSFET). The MOSFET has an even higher input impedance than the JFET (10 to 100 million megohms). Therefore, the MOSFET is even less of a load on preceding circuits. The extremely high input impedance, combined with a high gain factor, makes the MOSFET a highly efficient input device for RF/IF amplifiers and mixers and for many types of test equipment. The MOSFET is normally constructed so that it operates in one of two basic modes: the depletion mode or the enhancement mode. The depletion mode MOSFET has a heavily doped channel and uses reverse bias on the gate to cause a depletion of current carriers in the channel. The JFET also operates in this manner.
SJBIT/ECE
Page 232
10ES32
Question paper with solution:

1) Discuss the differences between FET and BJT. Jan 2008 (2) BJT & FET parameters are temperature dependent. In BJT the collector junction resistance decreasing ( collector current increasing) with temperature raise.Due to the higher temperature & current... 2) Derive the expressions for Zj, 20 and Ay for common source JFET amplifier. July 2008 (09 ) JFET Amplifier Small signal amplifiers can also be made using Field Effect Transistors or FET's. These devices have the advantage over bipolar devices of having an extremely high input impedance along with a low noise output making them very useful in amplifier circuits using very small signals. The design of an amplifier circuit based around a JFET (n-channel FET for this example) or even a MOSFET is exactly the same principle as that for a bipolar device and for a Class A amplifier as we looked at in the previous tutorial. A suitable Quiescent point still needs to be found for the correct biasing of the amplifier circuit with amplifier configurations of Common Source, Common Drain and Common Gate available for FET devices. In this tutorial we will look at the JFET Amplifier as a common source amplifier as this is the most widely used design. Consider the Common Source JFET Amplifier circuit below. Common Source JFET Amplifier
SJBIT/ECE
Page 233
10ES32
The circuit consists of an N-channel JFET, but the device could also be an equivalent N-channel Depletionmode MOSFET as the circuit diagram would be the same, just a change in the FET. The JFET Gate voltage Vg is biased through the potential divider network set up by resistors R1 and R2 and is biased to operate within its saturation region which is equivalent to the active region of the BJT. The Gate biasing voltage Vg is given as:
Note that this equation only determines the ratio of the resistors R1 and R2, but in order to take advantage of the very high input impedance of the JFET as well as reducing the power dissipation within the circuit, we need to make these resistor values as high as possible, with values in the order of 1 to 10M being common. The input signal, (Vin) is applied between the Gate terminal and 0v with the Drain circuit containing the load resistor, Rd. The output voltage, Vout is developed across this load resistance. There is also an additional resistor, Rs included in the Source lead and the same Drain current also flows through this resistor. When the JFET is switched fully "ON" a voltage drop equal to Rs x Id is developed across this resistor raising the potential of the Source terminal above 0v or ground level. This voltage drop across Rs due to the Drain current provides the necessary reverse biasing condition across the Gate resistor, R2. In order to keep the Gate-source junction reverse biased, the Source voltage, Vs needs to be higher than the gate voltage, Vg. This Source voltage is therefore given as:
Then the Drain current, Id is also equal to the Source current, Is as "No Current" enters the Gate terminal and this can be given as:
This potential divider biasing circuit improves the stability of the common source JFET circuit when being fed from a single DC supply compared to that of a fixed voltage biasing circuit. Both Resistor, Rs and Capacitor, Cs serve basically the same function as the Emitter resistor and capacitor in the Common Emitter Bipolar Transistor amplifier circuit, namely to provide good stability and prevent a reduction in the signal gain. However, the price paid for a stabilized quiescent Gate voltage is that more of the supply voltage is dropped across Rs. 3) With the help of circuits and equations, show different biasing arrangements for depletion type MOSFET. July 2008 (08) Fixed Bias.
SJBIT/ECE
Page 234
10ES32
DC bias of a FET device needs setting of gate-source voltage VGS to give desired drain current ID . For a JFET drain current is limited by the saturation current I DS. Since the FET has such a high input impedance that no gate current flows and the dc voltage of the gate set by a voltage divider or a fixed battery voltage is not affected or loaded by the FET. Fixed dc bias is obtained using a battery VQG. This battery ensures that the gate is always negative with respect to source and no current flows through resistor RG and gate terminal that is IG =0. The battery provides a voltage VGS to bias the N-channel JFET, but no resulting current is drawn from the battery VGG. Resistor RG is included to allow any ac signal applied through capacitor C to develop across R G. While any ac signal will develop across RG, the dc voltage drop across RG is equal to IG RG i.e. 0 volt. The gate-source voltage VGS is then VGS = - vG vs = vGG 0 = VGG The drain -source current ID is then fixed by the gate-source voltage as determined by equation. This current then causes a voltage drop across the drain resistor R D and is given as VRD = ID RD and output voltage,
Vout = VDD ID RD
Self-Bias.
SJBIT/ECE
Page 235
10ES32
This is the most common method for biasing a JFET. Self-bias circuit for N-channel JFET is shown in figure. Since no gate current flows through the reverse-biased gate-source, the gate current IG = 0 and, therefore,vG = iG RG = 0 With a drain current ID the voltage at the S is Vs= ID Rs The gate-source voltage is then VGs = VG - Vs = 0 ID Rs = ID Rs So voltage drop across resistance Rs provides the biasing voltage VGg and no external source is required for biasing and this is the reason that it is called self-biasing. The operating point (that is zero signal ID and VDS) can easily be determined from equation and equation given below : VDS = VDD ID (RD + RS) Thus dc conditions of JFET amplifier are fully specified. Self biasing of a JFET stabilizes its quiescent operating point against any change in its parameters like transconductance. Let the given JFET be replaced by another JFET having the double conductance then drain current will also try to be double but since any increase in voltage drop across Rs, therefore, gate-source voltage, VGS becomes more negative and thus increase in drain current is reduced. Potential-Divider Biasing. FET-potential-divider-biasing
SJBIT/ECE
Page 236
10ES32
A slightly modified form of dc bias is provided by the circuit shown in figure. The resistors RGl and RG2 form a potential divider across drain supply VDD. The voltage V2 across RG2 provides the necessary bias. The additional gate resistor RGl from gate to supply voltage facilitates in larger adjustment of the dc bias point and permits use of larger valued RS. The gate is reverse biased so that IG = 0 and gate voltage VG =V2 = (VDD/R G1 + R G2 ) *RG2 And VGS = vG vs = VG - ID Rs
The circuit is so designed that ID Rs is greater than VG so that VGS is negative. This provides correct bias voltage.
The operating point can be determined as ID = (V2 VGS)/ RS And VDS = VDD ID (RD + RS)
Recommeded questions:
1. Discuss the differences between FET and BJT. (04 Marks) 2. Derive the expressions for Zj, 20 and Ay for common drain JFET amplifier. (09 Marks) 3. A de analysis of source follower network shown in Fig. Q8(c) results in VGsQ= -2.86 V and IDQ= 4.56 mA. Determinei) gm, ii) rd, ii) Zi, iv) Zo with and without rd, v) Ay with and without rd.IDss= 16mA, VI' = -4V, Yos = 25 j.lS.Fig. 4 Determine Zj, Zo and Av for the circuit shown in Fig.Q8(a), if Yfs = 3000 l.lS andYos = 50 Jls.) Fig.Q8(a) 5. Determine Zj, Zo, and Av ifrd = 40 kQ for fig.Q8(b). (06 Marks) 6. With the help of circuits and equations, show different biasing arrangements for depletion type MOSFET.
SJBIT/ECE
Page 237
10ES32
SJBIT/ECE
Page 238

Ece-III-Analog Electronic Ckts (10es32) - Notes

Transféré par

Informations du document

Titre original

Copyright

Formats disponibles

Partager ce document

Partager ou intégrer le document

Options de partage

Avez-vous trouvé ce document utile ?

Ce contenu est-il inapproprié ?

Droits d'auteur :

Formats disponibles

Ece-III-Analog Electronic Ckts (10es32) - Notes

Transféré par

Droits d'auteur :

Formats disponibles

University Syllabus

Sub Code Hrs/ Week Total Hrs. PART A

IA Marks Exam Hours Exam Marks

Analog Electronic Circuits

Analog Electronic Circuits

Analog Electronic Circuits

Analog Electronic Circuits

Analog Electronic Circuits

1.1 DIODE RESITANCE

Analog Electronic Circuits

1.2 Equivalent Circuits of Diode

Analog Electronic Circuits

Simplified Equivalent Circuit

Ideal diode rave = 0

Ideal Equivalent circuit

Ideal diode rave = 0, Vk =0

1.3 Diode Capacitance

Analog Electronic Circuits

Analog Electronic Circuits

Analog Electronic Circuits

Diode is reverse biased Desired response. t1 t

Analog Electronic Circuits

Analog Electronic Circuits

Load line Analysis:10mA

Analog Electronic Circuits

I = 0 mA; diode reverse-biased.

0.7 V = 19.3 V (Kirchhoffs voltage law)

Analog Electronic Circuits

6) Determine Vo and Id for the networks of fig.2.151

a)Diode forward-biased, Kirchhoffs voltage law (CW): 5 V + 0.7 V Vo = 0

Analog Electronic Circuits

9) Determine Vo1 and Vo2 for the networks of fig.2.154.

(a)Vo1 = 12 V 0.7 V = 11.3 V Vo2 = 0.3 V

Analog Electronic Circuits

Analog Electronic Circuits

11) Determine Vo and I for the networks of Fig 2.156.

(b)Right diode forward-biased: ID =15-(-5)-0.7 /2.2K =20-.7/2.2 = 8.77 mA Vo = 15 V 0.7 V = 14.3 V

Analog Electronic Circuits

Current through 1k resistor (I1) = (20-0.7)I1 k 19.3/1k = 19.3 mA

Current through 0.7k resistor (I2)

Analog Electronic Circuits

Analog Electronic Circuits

Syllabus:- Analog Electronic Circuit

Positive Cycle Forward biased Reverse Biased

Output voltage Vo= Vin - Vd Vo = VR =0 V

Staff:- KRS Session (Aug 08 Dec08)

Analog Electronic Circuits

Syllabus:- Analog Electronic Circuit

Staff:- KRS Session (Aug 08 Dec08)

TE Department PESIT, Bangalor e

Syllabus:- Analog Electronic Circuit

Positive Cycle Forward biased Vin <2 V -0.7

For all values ON, of Vin

Vin >2V -0.7

Staff:- KRS Session (Aug 08 Dec08)

TE Department PESIT, Bangalor e

Analog Electronic Circuits

Syllabus:- Analog Electronic Circuit

Positive Cycle Forward biased Reverse Biased

Negative Cycle I Vin I > Vdc+0.7V

Diode condition ON,

Vo= Vin- (Vdc+0.7)

For all values I Vin I< of Vin Vdc+0.7