Académique Documents
Professionnel Documents
Culture Documents
Student Manual
Agilent Technologies
Test & Measurement Education Services H7212A #224
1-1
Layer
Options > Layers Layer Information Drawn Shapes on Layers
1-2
Drawing Techniques
Drawing Features Edit > Modify Commands Edit > Vertex Commands Measuring Objects
1-5
Drawing Operations
Selection Filters Editing Commands Merging Boolean Logic Scaling Oversizing Ground Plane Clearance Positioning of objects
1-12
More Editing Commands Information Commands Design Rule Checker & custom DRC Custom DRC Custom DRC: Rule File Layout Rules Element Layers definition
1-23
Schematic/Layout Preferences
Options>Preferences Preferences Settings Preferences: Grid/Snap tab Preferences: Trace and Placement tabs Preferences: Entry/Edit tab
1-30
Design synchronization
Design Representation Design Representation Condition Design Representation: Symbol ADS Layout Window Entry/Edit Settings Update Layout, Update Schematic
1-35
1-40
1-49
Fixed Artwork Custom Fixed Artwork packages Make it available for CUSTOM, site customization Custom Fixed Artwork packages Add it to the drop down list, with CUSTOM, site customization Custom Fixed Artwork packages Make it available for HOME, user customization Custom Fixed Artwork packages Add it to the drop down list, with HOME, user customization
1-59
1-63
1-68
Momentum Optimization, 4. Run the simulation Momentum Optimization, 5.1 Viewing the results Momentum Optimization, 5.2 Viewing the results Momentum Optimization, 5.3 Viewing the results Momentum Optimization, 5.4 Viewing the results Momentum Optimization, 6. Improving the filter Other Features: Make bridge and via
1-86
1-90
Exporting DXF (hierarchical): Mapping ADS to DXF Exporting DXF (flattened) Files Exporting DXF (flattened) Exporting DXF (flattened) Options Exporting DXF (flattened): Mapping ADS to DXF Example of DXF format
1-106
1-121
Exporting Gerber Files: Translation Settings Exporting Gerber Files: Edit Apertures Exporting Gerber Files: Edit Apertures Exporting Gerber Files: Drill File Exporting Gerber Files: Export Gerber Options Exporting Gerber Files: Types of photo plotters Exporting Gerber Files: Consideration Example of Gerber format
1-140
Labs Lab 1: Layout Basics Lab 2: Layout objects, Paths Traces, etc Lab 3: Setting preferences, Design synchronization Lab 4: Variables Lab 5: Creating Component Artwork Appendis for Lab 5 Lab 6: Built-in AEL Macro Lab 7: AEL Artwork Macro Lab 8: Graphical Cell Compiler Lab 9: Using Momentum simulator Lab 10: Import and Export of Files 2-1 3-1 4-1 5-1 6-1 7-1 8-1 9-1 10-1 11-1 12-1
13-1
Layout Window
Toolbar Editing buttons Toolbar Viewing buttons
Selected object
Agilent Restricted
Page 2
Layout Window
Component history
Current layer
Simulated from schematic Absolute co-ordinates Prompt Name and color of current layer
Title of Presentation 5 December 2001 Agilent Restricted
Relative co-ordinates
Layout units
Type of design
Page 3
Layers
Agilent Restricted
Page 5
Layer Information
Everything is placed on a layer There are 39 default layers User may add new layers User may define color and pattern associated with layers Layers may be set to be visible/invisible - items on invisible layers are hidden from view Layers may be set to be selected/unselected - items on unselected layers may not be selected / edited / moved / deleted
Agilent Restricted
Page 6
Use Insert > Entry Layer ( or the entry layer list ) -to set the current layer
Agilent Restricted
Page 7
Agilent Restricted
Page 8
Agilent Restricted
Page 9
Drawing Techniques
Drawing Features
Insert menu to draw different shapes - rectangle: polyline: - path: , circle: , text: , wire, arrow, , polygons: ,
, trace:
construction line, dimension line, arc Ensure snap preferences are set appropriately, - options > preferences, grid/snap setting Close Polygons automatically - using space bar
Title of Presentation 5 December 2001 Agilent Restricted Page 11
Drawing Features
Undo vertex if a mistake is made during drawing operation - use RH mouse or <shift> Z Insert > coordinate entry - to define shape by vertex positions from keyboard - enable more precise position and sizing of object
Agilent Restricted
Page 12
Agilent Restricted
Page 13
Agilent Restricted
Page 14
Agilent Restricted
Page 15
Agilent Restricted
Page 16
Agilent Restricted
Page 17
Agilent Restricted
Page 18
Add - vertices can be added to polyline/polygon/trace/path/wire - they can be selected individually or in groups - they can be moved
Agilent Restricted
Page 19
Agilent Restricted
Page 20
Mitered corner
Title of Presentation 5 December 2001 Agilent Restricted Page 21
Measuring Objects
Dimensions can be measured: Just look at co-ordinate reading at bottom of window - left readout is absolute co-ordinate - right readout is relative, and is reset when mouse is clicked
Relative co-ordinate
Agilent Restricted
Page 22
Measuring Objects
Insert > Measure... or RH mouse menu - reset after mouse double-clicked > Measure...
Agilent Restricted
Page 23
Drawing Operations
Selection Filters
Options > Preferences > Select settings
Make sure necessary layers are not protected (Options > Layers...)
Title of Presentation 5 December 2001 Agilent Restricted Page 25
Editing Commands
Some preferences apply to things not yet placed - Options/Preferences -Trace - Placement - Entry/Edit - Units/Scale Editing Menus for things already placed Edit>Copy (<ctrl>c), Edit>Paste (<ctrl>v) Edit>Advanced Copy/Paste menu, Copy Using Reference Point icon on toolbar: Edit>Advanced Rotate/Mirror menu, Rotate icon on toolbars: - rotation angle defined in Options>Preferences Entry/Edit menu
Title of Presentation 5 December 2001 Agilent Restricted Page 26
Merging
Merging takes selected shapes and combines them into one polygon All shapes to be merged must be on the same layer Merged items often simulate more efficiently in momentum Merged items avoid problems during mask file generation Select object to be merged - Edit > Merge
Agilent Restricted
Page 27
Boolean Logic
Polygons are placed on a destination layer - the result of Boolean operation on objects on 2 source layers. Check source and destination layers are not protected Edit>Boolean Logical - select source and destination layers - select type of operation: - DIFF, AND, OR, XOR. - select shapes for comparison. - select whether original shapes need to be deleted.
Agilent Restricted
Page 28
Boolean Logic
Source layers
AND
OR
DIFF
XOR
Agilent Restricted
Page 29
Scaling
Edit>Scale/Oversize>Scale - specify scale factor for X and Y - must be positive - factor of 1.0, no change in size - greater than 1.0, enlarges
Agilent Restricted
Page 30
Oversizing
Edit>Scale/Oversize>Oversize - Specify sizing amount - positive number increase size of object - also specify cutoff angle - angles smaller than this will be mitered
Edit>Create Clearance - select ground plane - select shape - enter desired clearance distance
Agilent Restricted
Page 32
Edit>Create Clearance
Agilent Restricted
Page 33
Positioning of objects
Objects ought to be on grid Toggle Grid Snap Mode icon: - set units before starting drawing - changing units might result in objects being off-grid Edit>Modify>Force To Grid - objects when moved will snap onto the grid Edit>Modify>Set Origin - will reset origin to be at specified point
Title of Presentation 5 December 2001 Agilent Restricted Page 34
Edit > Component > Flatten - removes all hierarchy on the top level design - required for some drawing packages
Sub-circuit sub01
Agilent Restricted
Page 35
Sub-circuit double_TEE
Title of Presentation 5 December 2001 Agilent Restricted Page 36
Information Commands
Options > Identify (Also available in schematic) - shows information related to selected item
Name of component
Layer
Agilent Restricted
Page 37
Information Commands
Options > Info - Shows information on design Options > Check Representation - Check for wires in layout, overlaid components mis-matches between layout and schematic etc.
Agilent Restricted
Page 38
Agilent Restricted
Page 39
Custom DRC
Definition Rule file
Job name
Title of Presentation 5 December 2001 Agilent Restricted Page 40
Custom DRC
Custom DRC
First error selected Error identified with a different color ( : turquoise)
Agilent Restricted
Page 42
Agilent Restricted
Page 43
Layout Rules
Rules apply during direct entry of layout and also during design synchronization: - Elements should have physical representation (artwork) - Stand alone element in schematic can be positioned as desired in layout - Positioning of connected elements is determined by previously placed connecting elements - Elements cannot overlap physically - Wires indicate a problem with positioning elements (do not use wires when you create your layout directly)
Agilent Restricted
Page 44
or double
Page 45
No No
Trace
Path
Wire
Agilent Restricted
Page 48
Trace
Agilent Restricted
Page 50
Agilent Restricted
Page 51
Agilent Restricted
Page 52
Agilent Restricted
Page 53
No No
Trace/Path/Wire Conversion
Paths can be converted to traces - Edit > Path/Trace > Convert Path To Trace
Traces can be converted to paths - Edit > Path/Trace > Convert Trace To Path Traces can be converted to transmission line elements - by using Edit > Path/Trace > Convert Traces... command - also when you Generate/Update Schematic Schematic > Generate/Update Schematic > Trace Control
Title of Presentation 5 December 2001 Agilent Restricted Page 55
Transmission Lines
Split - use Edit > Transmission Line > Split Transmission Line - line will be split in 2 lines, at point where cursor is clicked
Agilent Restricted
Page 56
Transmission Lines
Tap - use Edit > Transmission Line > Tap Transmission Line - line will be split in 2 TLs and a TEE at point where cursor is clicked
Agilent Restricted
Page 57
Transmission Lines
Stretch - using Edit > Transmission Line > Stretch - connected elements will be moved (if not fixed by Schematic > Fix Component Position) - use Schematic > Show fixed Components to verify status
Fixed component
Agilent Restricted
Page 58
Schematic/Layout Preferences
Options>Preferences
Agilent Restricted
Page 60
Agilent Restricted
Page 61
Agilent Restricted
Page 62
Preferences Settings
Preferences for schematic and layout window are set separately Preferences Setting are saved to file in project layout.prf and schematic.prf Preferences files from other projects may be read in - Options > Preferences Read... button
Agilent Restricted
Page 63
Agilent Restricted
Page 64
Agilent Restricted
Page 65
Agilent Restricted
Page 67
Preferences Pin/Tee
Will help you to check whether pins are connected or not, etc...
Agilent Restricted
Page 68
Design synchronization
Design Representation
Each design created has 3 representations - Schematic, used by circuit/system simulators
- Symbol, used to represent design when placed as a subnetwork in a top-level design - Layout, physical properties of design -used to generate mask file & for momentum simulation
Agilent Restricted
Page 70
Design Representation
Layout
Agilent Restricted
Page 71
Agilent Restricted
Page 72
You can find two sorts of symbols: Circuit symbols: - $HPEESOF_DIR/circuit/symbols Component Library symbols: - $HPEESOF_DIR/ComponenLibs/symbols
Agilent Restricted
Page 73
Agilent Restricted
Page 74
Entry/Edit Settings
Options > Preferences > Placement Single representation - design can be input either into schematic, or into layout Dual representation - items placed in one representation are also placed in the other - deleted/edited items are unchanged in the other representation Always Design Synchronize - items placed in one representation are also placed in the other. At the same time any modified/replaced elements are updated
Title of Presentation 5 December 2001 Agilent Restricted Page 75
Update Layout,
Schematic window Layout > Generate/Update Layout
Update Schematic
Layout window Schematic > Generate/Update Schematic
Agilent Restricted
Page 76
Synchronization Problems
Elements with no physical representation are depicted in the layout by placeholder elements
Agilent Restricted
Page 77
Synchronization Solutions
Options > Check Representation Move components so that placeholder gap is correct size for component without footprint/artwork Manually place unplaced items - using Layout > Place Component From Schematic To Layout
Agilent Restricted
Page 78
Agilent Restricted
Page 80
AEL File
In general, you can use AEL for these tasks: - Organizing libraries and palettes of components. - Defining the interface to new user-defined components. - Creating new components with layout artwork. - Defining custom layout artwork functions. - Defining the interface to discrete-valued simulation components. - Creating custom utility functions, such as parts list generators and bill of materials. - Automating routine tasks, such as repetitive command sequences, batch analysis, or optimizations.
Agilent Restricted
Page 81
AEL File
Ael Files contain information about - simulator definition (set_simulator_type()) - component definition (create_item()) - current type of design for group definitions (set_design_type()) - Definition of new library group that is composed of the listed components (library_group()) - definition of parameter (create_parm())
Agilent Restricted
Page 82
Design Definition
Agilent Restricted
Page 83
Design Definition
Description - The Description field displays the current design name by default. Component Instance Name: - The Component Instance Name default is X. The text in this field is used as a prefix in building a unique name (ID) for every item. Symbol Name: - Points by default to a design (.dsn), file names starting with SYM_*.dsn - Select symbol from drop down list or type in name of design file containing artwork
Title of Presentation 5 December 2001 Agilent Restricted Page 84
Design Definition
Library Name: - In the Library Name field, specify the name of the library in which you want the sub-network stored. Optional: - Allow only one Instance - Include in BOM: - Layout object - Simulate from Layout (Simlay)
Agilent Restricted
Page 85
Design Definition
Simulation: select the appropriate Simulation method
Agilent Restricted
Page 86
Sub-networks
Each design created may be placed as sub-network in another design - from library window book icon in toolbar - or Insert > Component > Component Library
Agilent Restricted
Page 87
Sub-networks
Every time placed has same performance: Fixed sub-network Symbol is seen in top-level design Push down command takes user into sub-network schematic or layout definition
Agilent Restricted
Page 88
Agilent Restricted
Page 89
Sub-circuit: sub03
Sub-circuit: sub01
Agilent Restricted
Page 90
Sub-circuit: sub02
Sub-circuit: sub03
Sub-circuit: sub01
Sub01
Sub02
100 mil
100 mil
30 mil
Sub03
Agilent Restricted
Page 91
Parametric sub-network
Agilent Restricted
Page 92
Agilent Restricted
Page 94
Agilent Restricted
Page 95
Agilent Restricted
Page 96
Agilent Restricted
Page 97
No Artwork
Package TSFP_4:
Agilent Restricted
Page 99
Artwork
Artwork Type None: - No artwork, only a schematic and symbol representation. Layout Object - Defines the design as a layout object. Layout objects have no parameters and are used to create artworks. Layout objects are then used by other designs as their footprints
Title of Presentation 5 December 2001 Agilent Restricted Page 100
Fixed Artwork
Creation of a transistor using TSFP_4 package as an Artwork
Agilent Restricted
Page 101
Fixed Artwork
Artwork Type: - Fixed if the layout contains no parameterized elements.
- In the Name field: Select the name of the built-in shapes to be associated with this sub-network
Agilent Restricted
Page 102
Fixed Artwork
Bfp620f: Fixed Artwork associated with TSFP_4
Agilent Restricted
Page 103
DIRECTORY / FILE
$HPEESOF_DIR/custom/ComponentLibs/packages $HPEESOF_DIR/custom/ComponentLibs/packages $HPEESOF_DIR/custom/config/de_sim.cfg Create directory
ACTION
Agilent Restricted
Page 104
Agilent Restricted
Page 105
Agilent Restricted
Page 106
DIRECTORY / FILE
$HPEESOF_DIR/circuit/ael/geminidsndef.ael $HPEESOF_DIR/custom/circuit/ael/geminidsndef.ael $HPEESOF_DIR/custom/config/de_sim.cfg
ACTION
Copy to $HPEESOF_DIR/custom/circuit/ael Edit File Create and/or set SITE_AEL
Agilent Restricted
Page 107
Agilent Restricted
Page 108
Agilent Restricted
Page 109
Agilent Restricted
Page 110
Agilent Restricted
Page 111
Agilent Restricted
Page 112
ACTION
Copy to $HPEESOF_DIR/custom/circuit/ael Edit File Create and/or set SITE_AEL
1. Create a directory $HOME/ComponentLibs/SMTpackages 2. Copy the fixed artwork package design files *.dsn in to this direcotry. Keep in mind to have unique symbols names, to avoid conflict with the ADS build in fixed artwork package designs
Agilent Restricted
Page 113
Agilent Restricted
Page 114
ACTION
Copy to $HPEESOF_DIR/custom/circuit/ael Edit File Create and/or set SITE_AEL
1. Be sure to have completed step 1. to 4., Appendix 5-N 2. Go to $HPEESOF_DIR/circuit/ael 3. Copy the file geminidsndef.ael into $HOME/hpeesof/circuit/ael Open the file with a text editor and go to the header
Agilent Restricted
Page 115
1. Add (or delete) the wanted (or unwanted) fixed artwork packages available in $HOME/hpeesof/circuit/ComponentLibs/packages (or other assigned directory) to the list. E.g. Adding fixed artwork packages: MySOT23 and MySOT323
Agilent Restricted
Page 116
The number defines the place in the drop down list. 5. Go to $HOME/hpeesof/config 6. Edit or create the file de_sim.cfg and set the variable USER_AEL={$HOME}/hpeesof/circuit/ael 7. Restart ADS, the new fixed artwork should be available in the drop down list for the user.
Agilent Restricted
Page 117
Agilent Restricted
Page 119
Agilent Restricted
Page 120
SMT_Pad component
AEL macro's starting with smtart_ use a SMT_Pad component (Lumped with Artwork palette) in the schematic to define the pad properties.
L
Pad Width Pad Length Pad Layer Solder Mask Overlap Solder Mask Layer Pad Offset from Connection Pin
W SMO
Agilent Restricted
Page 121
Agilent Restricted
Page 122
Agilent Restricted
Page 123
Agilent Restricted
Page 124
Agilent Restricted
Page 125
GCC: Introduction
Purpose: - adding parameterized artwork Macros (PAM) Advantages: - simpler than coding in AEL - getting started very quickly - create a special model quickly, without the need to know AEL
Agilent Restricted
Page 127
Agilent Restricted
Page 128
This artwork will be used as an element and will be able to be - stretched in length - stretched in width - rotated - repeated
Title of Presentation 5 December 2001 Agilent Restricted Page 129
- before defining parameters, draw construction lines - use the Macro toolbar to define parameters
Agilent Restricted
Page 130
Agilent Restricted
Page 131
Agilent Restricted
Page 132
Agilent Restricted
Page 133
In the Parameter tab : - set the default values - default values are used when the PAM is placed
Agilent Restricted
Page 134
Agilent Restricted
Page 135
What is Momentum?
Momentum is a planar electromagnetic (EM) simulator: - Enables RF and microwave modes Real-world coupling and parasitic effects are taken into account Momentum: - Analyze multi-layer arbitrary shapes - Compute S-, Y- and Z-parameters - Generate EM models that are used directly in ADS - Overcomes the limitations of circuit simulators
Agilent Restricted
Page 137
Agilent Restricted
Page 138
Agilent Restricted
Page 139
Agilent Restricted
Page 140
Momentum Process
1) Create a physical design 2) Choose Momentum or Momentum RF mode 3) Define the substrate characteristics 4) Solve the substrate (optional) 5) Assign port properties 6) Add a box or a waveguide (optional) 7) Set up and generate a circuit mesh 8) Simulate the circuit
Title of Presentation 5 December 2001 Agilent Restricted Page 143
Layout representation
Agilent Restricted
Page 144
Agilent Restricted
Page 145
Agilent Restricted
Page 146
Agilent Restricted
Page 147
Agilent Restricted
Page 148
Agilent Restricted
Page 149
Agilent Restricted
Page 150
Agilent Restricted
Page 151
Agilent Restricted
Page 152
_a in mom_filter_a means the results are taken from the adaptive simulation
Agilent Restricted
Page 154
Agilent Restricted
Page 155
Agilent Restricted
Page 156
5. Write a name and add a .s2p extension to indicate a 2 Port, SParameter file
Agilent Restricted
Page 157
Momentum Optimization
3 steps are needed to optimize some parameters: - Define the parameter(s) to be optimized - Define the Goal(s) - Set up the optimization - Run the optimization
Agilent Restricted
Page 159
Agilent Restricted
Page 160
4. A new design is opened automatically. Reduce the width of all lines to 5 mils to have the perturbed value
-20 9.5
Title of Presentation 5 December 2001
10
10.5
Agilent Restricted
F (GHz)
Page 162
Agilent Restricted
Page 163
Agilent Restricted
Page 164
Goals
S21
Agilent Restricted
Page 165
Agilent Restricted
Page 166
Agilent Restricted
Page 167
Agilent Restricted
Page 169
Agilent Restricted
Page 170
Agilent Restricted
Page 171
Agilent Restricted
Page 173
Agilent Restricted
Page 174
Importing a Layout
In Advanced Design System, you can import files in these formats: - DXF (hierarchical) - EGS Archive Format - EGS Generate Format - GDSII Stream Format - HPGL/2 - IFF - IGES - Mask File (.msk)
Agilent Restricted
Page 175
Importing a Layout
1. In the layout window, choose File > Import to open the Import dialog box. 2. Select the file type you want to import
3. Click More Options to invoke this window 4. Click Browse or enter the full path of the source file
Page 176
Exporting a layout
In Advanced Design System, you can export files in these formats:
- DXF - EGS Archive Format - EGS Generate Format - GDSII Stream Format - Gerber
Agilent Restricted
Page 177
Exporting a Layout
Before exporting your design, it is better to do: - Generate the artwork: - File>Generate Artwork - Merge all shapes that are on the same layer - Select all shapes - Edit>Merge You can now start the export process
Agilent Restricted
Page 178
Exporting a layout
1. In the layout window, choose File > Export to open the Export dialog box.
3. Click More Options to invoke this window 5. Click OK to start the export process 4. Click Browse or enter the full path of the destination file
Page 179
Agilent Restricted
Agilent Restricted
Page 181
Agilent Restricted
Page 182
Agilent Restricted
Page 183
Agilent Restricted
Page 184
Agilent Restricted
Page 185
When importing large DXF files, you can save valuable computation time by including only specific layers. The following fields enable you to select particular layers that you want to include in your import.
Agilent Restricted
Page 186
Agilent Restricted
Page 187
Agilent Restricted
Page 188
Agilent Restricted
Page 189
Agilent Restricted
Page 190
Agilent Restricted
Page 191
Agilent Restricted
Page 192
5.Select the Mask file and the DXF file you want to export 6. Choose between Polyline and Line 8. To invoke the Gerber Viewer and view the mask file, click View Mask 7. Set the scale factor 9. Click Translate to export the DXF file
Agilent Restricted
Page 194
Agilent Restricted
Page 195
Agilent Restricted
Page 196
Agilent Restricted
Page 197
Agilent Restricted
Page 198
DXF viewer
Importing as DXF
Agilent Restricted
Page 199
Importing as DXF
Agilent Restricted
Page 200
Exporting as DXF
Importing as DXF
Agilent Restricted
Page 201
Exporting as DXF
Importing as DXF
Agilent Restricted
Page 202
Importing as DXF
Agilent Restricted
Page 203
Importing as DXF
Agilent Restricted
Page 204
Importing as DXF
Agilent Restricted
Page 205
Importing as DXF
Agilent Restricted
Page 206
Importing as DXF
Agilent Restricted
Page 207
Exporting as DXF
Agilent Restricted
Page 208
Importing as DXF
Agilent Restricted
Page 209
Importing as DXF
Agilent Restricted
Page 210
Agilent Restricted
Page 213
Agilent Restricted
Page 214
Agilent Restricted
Page 215
4. Choose the Import File Name and the Layer file Name
Agilent Restricted
Circle
Agilent Restricted
Page 218
Agilent Restricted
Page 219
Agilent Restricted
Page 220
Agilent Restricted
Page 221
Agilent Restricted
Page 222
Agilent Restricted
Page 223
Agilent Restricted
Page 224
Agilent Restricted
Page 225
Agilent Restricted
Page 226
Agilent Restricted
Page 227
Agilent Restricted
Page 228
Agilent Restricted
Page 229
Agilent Restricted
Page 230
Agilent Restricted
Page 231
Agilent Restricted
Page 232
Agilent Restricted
Page 233
Agilent Restricted
Page 234
Agilent Restricted
Page 235
Exporting as GDSII
Agilent Restricted
Page 236
Agilent Restricted
Page 237
Agilent Restricted
Page 238
Exporting as GDSII
Agilent Restricted
Page 239
Importing as GDSII
Agilent Restricted
Page 240
Agilent Restricted
Page 242
Agilent Restricted
Page 243
4. Choose the new File Name 5. Click OK to start the import process
6. This window appears. This is a way for you to check the information concerning your design.
Agilent Restricted
Page 245
Agilent Restricted
Page 246
Agilent Restricted
Page 247
Agilent Restricted
Page 248
11. Click on View Mask to invoke the Gerber viewer for DXF and Gerber Translations
Agilent Restricted
Page 249
12. Click Translate to select the layers you want to translate the Gerber file .
13. After selecting the layers, click OK to complete the translation. A window appears briefly, indicating that the files are being converted to Gerber format.
Title of Presentation 5 December 2001 Agilent Restricted Page 250
14. Click on View Gerber to invoke the Gerber viewer for Gerber Translations only
Agilent Restricted
Page 251
Agilent Restricted
Page 252
Arc (clockwise)
360
Off
Agilent Restricted
Page 253
Agilent Restricted
Page 254
Agilent Restricted
Page 255
Agilent Restricted
Page 256
Agilent Restricted
Page 257
Agilent Restricted
Page 258
Agilent Restricted
Page 259
Agilent Restricted
Page 260
Agilent Restricted
Page 262
- Notice the name(s) and the diameter(s) of the Flash(es) - Click Ok to dismiss this box
Title of Presentation 5 December 2001 Agilent Restricted Page 263
Agilent Restricted
Page 264
Choose the format you want to generate, then this box appears:
Agilent Restricted
Page 266
Agilent Restricted
Page 267
Agilent Restricted
Page 268
Agilent Restricted
Page 269
Agilent Restricted
Page 270
Agilent Restricted
Page 271
Agilent Restricted
Page 272
Agilent Restricted
Page 273
Agilent Restricted
Page 274
Agilent Restricted
Page 275
Agilent Restricted
Page 276
Outline view
Fill view
Title of Presentation 5 December 2001 Agilent Restricted Page 277
Agilent Restricted
Page 278
Fill view
Title of Presentation 5 December 2001 Agilent Restricted
Fill view
Page 279
Content
Easy Grid Settings Chop Command Extend Command Crop Command Split Command
Agilent Restricted
Page 281
Agilent Restricted
Page 282
Agilent Restricted
Page 283
Agilent Restricted
Page 284
Chop Command
This command, invoked via Edit>Modify>Chop menu in the layout window, prompts a user for a region to chop off from the selected primitive objects. Choppable objects are limited to polygons, circles, rectangles, and paths/traces. Pre-select mode will enable the command to chop multiple instances, on the other hand post select will only chop one instance at a time. Below is an example of the pre-select model. All four instances are selected (circle, rectangle, path, polygon).
Agilent Restricted
Page 285
Chop Command
Click Edit->Modify->Chop, chop will prompt you to draw a rectangular area.
Agilent Restricted
Page 286
Extend Command
This command, invoked via Edit>Modify>Extend menu in the layout window, extends a selected polyline to a reference line segment specified by the user. This command is limited to straight lines only (i.e. a line with exactly 2 vertices). Extend Example: Attempt to extend the green line to its intersecting point on the blue line.
Agilent Restricted
Page 287
Extend Command
Click Edit->Modify->Extend, the command will prompt you to select the line to extend (green line) then it will prompt you to select the reference line (blue line).
After clicking of the reference line (blue line), the line to extend will automatically extend up to the reference line.
Agilent Restricted
Page 288
Extend Command
An example of Extend used on lines that reside on different layers.
Agilent Restricted
Page 289
Crop Command
This command provides the ability to select a data group and keep only a selected region of it by specifying a rectangular area then deleting the rest. This is a common feature among imaging tools in which only a region of a picture is desired. This command is invoked using Edit>Modify>Crop. Croppable objects are limited to polygons, circles, rectangles, and paths/traces. Pre-select mode will enable the command to crop multiple instances while post select will only crop one instance at a time.
Agilent Restricted
Page 290
Crop Command
Crop Example:
Agilent Restricted
Page 291
Crop Command
Select all then use 'Edit->Modify->Crop', you will be prompted to enter 2 points that specify the opposite corners of a rectangle.
Agilent Restricted
Page 292
Crop Command
The cropped objects are shown.
Agilent Restricted
Page 293
Split Command
This command provides the ability to select a data group and split the object into multiple objects. This command is invoked using Edit>Modify>Split. Splittable objects are limited to polygons, circles, rectangles, and paths/traces. Pre-select mode will enable the command to split multiple instances while post select will only split one instance at a time. Split Example: Split a circle in half.
Agilent Restricted
Page 294
Split Command
Split will prompt you to specify a rectangular area to indicate the area to split
Agilent Restricted
Page 295
Split Command
After the rectangular area is specified, the result creates two polygons from the one circle.
Agilent Restricted
Page 296
This chapter shows the basics of using layers, and the basicdrawing techniques and operations
1. 2.
OBJECTIVES .................................................................................................................................3 PROCEDURE.................................................................................................................................3 2.1. 2.2. 2.3. Create a new project: layout_lab and a new schematic design with the name: custom . ..................................................................................................................................................3 Creating Custom Layers for a project..................................................................................3 Update the Color & Pattern ..................................................................................................5
Mapping Layers.................................................................................................................................6 2.4. 2.5. 2.6. Drawing of shapes and modifying them..........................................................................8 Create a ground plane with clearance.................................................................................9 Cleaning up the Ground Plane............................................................................................11
1. OBJECTIVES
This lab shows you how to set up the layout environment with your own definitions of layers , colours, mapping, etc.. You will also learn how to draw shapes and modify them.
2. PROCEDURE
2.1. Create a new project: layout_lab and a new schematic design with the name: custom Creating Custom Layers for a project
2.2.
In the new layout, click Options > Layers to see the layer dialog. Go to the advanced tab. Click on the first layer: default. Next, click on New in the Layer menu. Change the name from layer_39 to tin. Change the ID to 51. The ADS default has 38 layers and you could start with 39 but, to allow room, you will start with 51. Also, the GDSII and IGES numbers should both =1. Notice that you can change the colour and pattern on Basic window To change the name, select the tin layer and then type gold in the name field (instead of tin). To update this layer you just click on Apply or OK button. You can use this method to make changes to the attributes of existing layers.
1. Click here
2. Click here
To have the gold layer listed above default, select the gold layer and click Cut. Then select the default layer and click Paste. You should now have a gold drawing layer as shown:
2.3.
In the Basic menu, click on the color panel and scroll down to the color of your choice. Do this with the pattern also. For example, use a gold color and a dense pattern
NOTE: Layer priority is determined by a layer's position in the layer list. In the Layout window, layers are drawn from lowest priority to highest priority; higher priority layers are drawn on top of lower priority layers.
Mapping Layers Mapping means that standard ADS elements like microstrip (MLIN, etc.) will be automatically created on your custom layer rather than the default cond layer. To do this, you edit the substrate definition (for example: MSUB) which is only available in the schematic window as follows: Open the schematic widow of the current layout using the command Window > Schematic from the Layout window. Because a design (network) consists of both a schematic and a layout, this will open the corresponding window. In the Schematic window, go to the Tlines-Microstrip palette and insert an MSUB item. Then change the value for the Cond1 parameter to 51 (the gold layer you created) by selecting the Integer Value in the Parameter Entry Mode field.
All ADS artwork components that by default have Substrate instance name Subst=Msub1 will now be mapped onto your new layer 51 (or gold) instead of cond1 layer as usual.
Position the layout and schematic windows beside each other. In the schematic, insert an MLIN and then click the command: Layout > Place Component from Schematic to Layout. Now, select the MLIN schematic component and drag it into the layout window. This is how to insert components into layout, directly from the schematic drawing, and place them exactly where you want them on the layout.
2.4.
You can spend about 15 minutes to learn how to draw, modify, scale, merge and convert objects. Use the manual for this lab.
2.5.
Create a ground plane with clearance For this step copy the MixerLayout design from the MixerPager_prj example in the Examples/RF_Board directory.to your layout_lab project.
Open your MixerLayout design and open its layout window. Then, delete the existing ground plane (3 separate blocks) and you will have this circuit shown below (no ground plane).
To create a new Ground Plane, ensure that the current layer is cond, select the rectangle from the tool bar and draw around the existing circuit layout. This will make the layout very difficult to see because of the use of the same layer.
To create the Clearance. Click: Edit > Create Clearance. Read the dialog instructions and select the ground plane you just drew on cond. Next, enter the clearance value: 10, but do NOT click OK or Apply yet. Now, select the clearance area by rubber banding everything except the ground plane. This will select the entire layout of the mixer, including pads and other items on all the layers. Finally, click the OK button and then cancel the dialog box. Zoom in to see the result.
2.6.
Change the insert layer to pc1. Turn on edge snap and vertex snap modes only. Turn all other snapping modes off. Zoom in on an area and draw rectangles on pc1 where you want to remove the cond material as shown below: Click Edit > Boolean Logical. When the dialog appears, set it as shown below. You have to select the two shapes (in this case, cond rectangle for the ground plane and pc1 rectangles) Click the OK button and the pc1 area will be subtracted from the cond layer leaving the desired clearance. This is how the clean up is done. You can refer to the ADS video, Introduction to Mixer Simulations (available through the website) for a visual demonstration of this technique.
Now, you can undo this step and try to redo it with Apply to all shapes mode instead of Apply to Selected shapes mode in the Boolean dialogue box.
This chapter demonstrates how to use paths and traces in layout designs.
1. 2.
1. OBJECTIVES
You will learn how to use Paths, Traces and how to edit and convert them. You will generate a schematic from a layout using Trace and TlinesMicrostrip elements.
2. PROCEDURE
2.1. Using Paths and Traces A path is a polygon that is drawn with a specified width like a route or a trace. However, it does not have an electrical equivalent that can be simulated without further steps (see next lab 3). But a trace has electrical representation and can be used to generate a schematic typically with MLINs that have electrical representation and can be simulated. Both are shown in these steps. Open a new layout window (from the Main window) and save it as path_trace. Set the preferences: Option>Preferences > Entry/Edit > Polygon Entry Mode > Orthogonal
Draw a route with 4 90-degree turns as shown on next page. You can use the Path button: or Insert>Path(use your gold layer for example).
Try stretching the path and notice the vertex markers that you can grab and move.
Also, try using the dialog box to change the corner type and its attributes (width, curve radius, etc.).
3. click on OK or Apply.
The next steps will show how the trace feature works
3-4 2001 Agilent Technologies
Click on the Path icon. Use this to draw a simple type of routing pattern as shown below (use any layer, e.g. gold). Click on the Trace icon. Use this to draw another simple type of routing pattern (as shown below).
Trace
Path
Move the drawings to the cond layer which is the default layer for MLIN by selecting the drawings and then using the command: Edit >Move > Move to Layer and select cond in the dialog box that appears.
Convert a Path to a Trace by selecting the Path and using the command: Edit>Path/Trace>Convert Path To Trace. Move one Trace so that one of its pins is on top of one of the other traces pins. The 2 traces will be joined into 1 long trace. If you find it difficult to position the traces to perform this, check that snap to pin is active.
Place an MLIN on either end .. Make sure they are connected properly by trying to move one component as shown below.
Stretch the TL2 as shown below by using Edit>Transmission Line>Stretch Transmission Line.
Add a Tee into the TL2 as show below by using Edit>Transmission Line>Tap Transmission Line
Generate the schematic by : Schematic>Update/Generate Schematic. When the first dialog appears, click on the Trace Control button and check that the setup is as shown hereclick OK to continue the process:
Converting Trace
The generated schematic should look like the one below where the trace between the MLINs is represented as a sub-circuit. Go ahead and push into the sub-circuit and verify that you have MLINs.
Push down
At this point, you have covered several of the layout environment capabilities NOTE: You can close this layout design.
3-9 2001 Agilent Technologies
This chapter shows the basics of using Layout for creating physical designs, for generating layouts from schematics, and simulating from schematic.
1. 2.
OBJECTIVES .............................................................................................................................. 3 PROCEDURE.............................................................................................................................. 3 2.1. 2.2. 2.3. 2.4. 2.5. 2.6. 2.7. 2.8. 2.9. Create a new design with the name: ms_filter ............................................................... 3 Open the layout and set the preferences ........................................................................ 3 In the schematic window, build a simple coupled line filter ....................................... 4 Generate the Layout from the Schematic ....................................................................... 6 Complete the filter in Layout and update the Schematic ............................................. 8 Save the design and open a new schematic window .................................................... 9 Simulate and plot the results.......................................................................................... 10 Adjust the variables to modify the performance (optional)....................................... 10 New Feature: placing schematic components in layout (optional) .......................... 11
2.10. Checking the length of a line (2 methods).................................................................... 12 2.11. Building the ms_filter in dual placement mode: Schematic & Layout (Optional)... 13
1. OBJECTIVES
Learn design synchronization and dual placement
2. PROCEDURE
2.1. 2.2. Create a new design with the name: ms_filter Open the layout and set the preferences
In the schematic window, click: Window > Layout. This will open the corresponding layout window with the same name. Every .dsn file has a schematic and a layout. In the layout window, click: Options > Preference. Next, go to the Grid/Snap tab and set the following for X and Y: Snap distance: 1, Minor Grid: 20, Major Grid: 200 as shown below. Then click Apply. In mils, the major grid points are now 1 inch apart (1 x 200 = 200 mils or 0.2 inchs). Of course, you could set the grid to any desired values.
NOTE: You can also set the snap to vertex or edge or use the icons.
Notice the top tool bar of the layout window. It has most of the same icons as these snapping icons which are very useful when drawing or placing objects in layout: SNAP ICONS:
Before starting to build your circuit, choose you placement mode. First you will start with a Single Representation. Set it in the placement tab.
In the Preferences dialog box, go through the various Tabs and examine the available settings:
2.3.
In the schematic window, build a simple coupled line filter Follow the steps below to build the partial circuit with one port and a var eqn to specify the microstrip dimensions and spacing:
Go to the tool bar and insert a port. From the TLines-Microstrip palette, insert two MCFIL microstrip coupled lines or write MCFIL in the Component Palette List Wire the port and coupled lines as shown. Insert a VAR EQN and assign the values as show: W=25, L=250, s1=25 and s2=25. Then assign the MCFIL parameter values to the variables. You can put the units in the component (as shown) or in the variable.
2.4.
Size and position the Schematic and Layout windows next to each other so that you can see them both. In the layout window, verify the preferences for Trace conversion: Option>Preferences Trace tab
In the schematic menu bar, click Layout > Generate/Update Layout. A dialog box will appear. This dialog shows the starting point for creating the layout - click OK and another dialog will appear.
Click OK to continue using the variables from the schematic. Another dialog will appear describing the generated items (click OK). Look at the layout window and you will notice the microstrip with pins and an arrow showing the input port.
2.5.
Complete the filter in Layout and update the Schematic Follow these steps to copy the layout, rotate it 180 degrees and connect the copy as a symmetrical half of the final design.
In the layout window, click Select > Select All or <ctrl>A Use the copy command to copy the selected items and then rotate them and connect as shown below where the port 2 arrow is pointing inward.
Save the layout and then click the menu command: Schematic > Generate/Update Schematic and watch as the schematic is updated from the layout, including the port.
2.6.
After saving the design (ms_filter) open a new schematic window and name it: ex_ms_filter, use the library icon to insert the ms_filter from the browser. Complete the schematic as shown below, including an MSUB from the Microstrip palette, and terminations and an S-parameter simulation controller from the S-parameter palette. The MSUB is the substrate definition and has an Er of 4.6 (FR4), copper conductivity with a 25 mil height, and conductor conductivity: cond=4.1E+7.
Wire the circuit together. Push into the ms_filter and note that your first design is there. Pop back up to the top level.
2.7.
Simulate and plot the results You should see the band pass response as shown.
2.8.
Push into the lower level schematic and adjust the variables for spacing to see the effects of closer coupling. Try setting s1 and s2 to 10 mils. You can use Layout>Generate/Update Layout to see the physical change of spacing. Go back to the schematic and push up to the top level. A marker will help you to see the difference between the two simulations so you can add some to the data display. Simulate from the schematic and then plot the response Try tuning L smaller and note the change in the response. Reset the layout parameters L, W, s1 and s2 to their original values. You must do this before going on to the next step.
2.9.
New Feature: placing schematic components in layout (optional) This step will show you how to create a layout by placing the components from the schematic.
Go back to the layout and delete the lower symmetrical half of the ms_filter. Go to the schematic ms_filter and click the menu command: Layout > Place Components from Schem to Layout. Immediately, the schematic components that are not placed in the layout representation will be highlighted.
Size and position the Schematic and Layout windows next to each other so that you can see them both.. Select the first highlighted MCFIL in schematic and move the cursor to the layout window. The cursor will now have the layout item attached. Connect it to the pin as shown:
This method works best when used separately or in addition to the automatic layout generation, especially when you are concerned about the placement of the components. You can experiment with this feature. You will have to rotate some components with ports. 2.10. Checking the length of a line (2 methods)
On any inserted transmission lines, put the cursor on a pin and click. Then move the cursor to the end of the line and notice the distance in the lower right corner of the layout window.
Another more accurate method is to use the Insert>Measure command. Try this command where you click on points and get both distance and angle in the dialog box as shown:
2.11. Building the ms_filter in dual placement mode: Schematic & Layout (Optional) Delete the design in both representations using the command: Edit > Delete All. In the schematic window, go to Options > Preferences and select the Placement tab. Select Dual Representation and click Apply and OK. Now, you have set ADS to place components in both schematic and layout at the same time. Dual Placement: Position the Schematic and Layout window near each other. Now, in the Schematic window, build the ms_ filter starting with the first component in schematic. Next, move the cursor into the Layout window and insert it there. Go back to the Schematic window and select the next component and continue. Build the same circuit as you did before (refer to the picture).
Lab 4: Variables
Lab 4: Variables
1. 2.
OBJECTIVES .............................................................................................................................. 3 PROCEDURE, using Variable................................................................................................... 3 2.1. 2.2. 2.3. 2.4. 2.5. 2.6. 2.7. Create a new design, sub01 .............................................................................................. 3 Create another design, sub03 ........................................................................................... 3 Create another design, sub02 ........................................................................................... 4 Create the last design: filter, which is the main circuit .............................................. 5 Generate the layout: .......................................................................................................... 7 Define the variable L_MLIN in different level................................................................ 7 Specify the path to define the variable M_LIN to a specific circuit. ........................... 9
3.
PROCEDURE, using Design Parameters .............................................................................. 11 3.1. 3.2. Define the design parameter in each circuit ................................................................ 11 Generate the layout ......................................................................................................... 14
Lab 4: Variables
1. OBJECTIVES
Make an example using subcircuit with Variables and then with Design Parameter.
Insert two Ports, Insert, R_Pad1 from the Lumped-With-Artwork library, Insert, MLIN from the Tlines-Microstrip library. Change the length of the MLIN to L_MLIN, which is the variable. Connect these elements as shown below. Finally, save the design.
2.2.
Insert two Ports and one ground Insert two MLINs and one MTEE from the Tlines-Microstrip library. Change the length of the MLINs to L_MLIN. Connect these elements as shown below and save the design.
Lab 4: Variables
2.3.
Insert two Ports and a R_Pad1 Insert one MLIN and change the length to L_MLIN Go to the library, using the library button
Push down into the sub03 component to check the circuit. Push up and save the design.
Lab 4: Variables
2.4.
Insert two Ports, one ground, Insert one MTEE, one MLIN with length of L_MLIN, one C_Pad1 (from the Lumped-With-Artwork library), Insert the circuit sub01, and the circuit sub02 Add an equation variable VAR with the variable L_MLIN= 100 mil Connect these elements as shown below and save the design. Push down into the components in order to check the circuits. Notice that there are 3 levels in the main circuit. This is shown on the next page
Notice that you dont need to define an MSUB MSUB1 if there is no simulation and if you want the elements to be placed on their default layer (cond).
Lab 4: Variables
Sub-circuit: sub02
Sub-circuit: sub01
Sub-circuit: sub03
Lab 4: Variables
2.5.
You can push down into the different components and verify the length of MLIN using Insert>Measure Also, The variable L_MLIN is defined as a global variable in the top-level design. Therefore L_MLIN has the same value in every levelit is used.
2.6.
Lab 4: Variables
Update the layout of the main circuit (filter): Layout>Generate/Update Layout and see the difference:
As the value of L_MLIN is 10 mils in sub02, everywhere a component using this variable in sub02 or in a sub-circuit of sub02 (i.e. sub03), the value will be 10 mils and not 100 mils as in the filter and sub01 designs.
100 mil
30 mil
Lab 4: Variables
2.7.
In the schematic design, push down into sub02 and sub03 and go to Options>Variables Click Browse choose filter Write the name of your variable: L_MLIN, and then click OK.
Go another time into Options>Variables, in order to check the path is correct.. Save sub03, generate the layout and check the result. Modify the design if necessary (ports connection) Go to the upper level (sub02) and generate the layout. Check also the design. Finally, push up to filter, generate the layout, you should have something like this:
Lab 4: Variables
Sub01
Sub02
100 mil
100 mil
30 mil
Sub03
Lab 4: Variables
Go through all the sub-networks containing variable equation and delete the variable equation: L_MLIN Got to sub03 Create the Design Parameter definition: - File>Design Parameters and choose Parameter tab - Parameter name: L_MLIN - Value Type: Real - Default Value: 100 mil - Parameter Type: Length - Click on Save AEL file - Click OK - Save your design
Lab 4: Variables
Go to the upper level, you are in sub02 Delete sub03 then re-insert it and see the parameter design with the default value: 100 mil
Define the same Design Parameter for sub02 Go to the upper level: filter Delete sub02 then re-insert it
Go to sub01 and define the same Design Parameter Go to the upper level: filter Delete sub01 then re-insert it
Open a new design and name it as ex_filter Insert the filter circuit from the library Place a port connected to each pin
Lab 4: Variables
Sub-circuit: filter
Sub-circuit: sub02
Sub-circuit: sub01
Sub-circuit: sub03
5 - 13 2001 Agilent Technologies
Lab 4: Variables
3.2.
Before generating the layout, change the L_MLIN parameter as desired (You could use the same values as in the previous configuration. Go to Layout>Generate/Update Layout and notice the lengths. Change some values and notice the update. You can understand this way is faster because you dont have to generate the layout from the lowest level.
1. OBJECTIVES ............................................................................................... 3
2. PROCEDURE, CREATE A COMPONENT ARTWORK ............................... 3 2.1. 2.2. 2.3. 2.4. 2.5. 2.6. 2.7. 2.8. DEFINITION OF THE ARTWORK ...................................................................................3 CREATE THE ARTWORK ..............................................................................................4 CREATE THE DESIGN DEFINITION OF THE ARTWORK: .................................................9 CREATE THE TRANSISTOR BFP620F .........................................................................10 CREATE THE DESIGN DEFINITION OF THE TRANSISTOR: ...........................................11 CREATE AN EXAMPLE USING THE BFP620F COMPONENT. ........................................12 MAKE IT AVAILABLE FOR ALL OF USERS PROJECTS ...................................................14 ADD IT TO THE USERS DROP-DOWN LIST, WITH USER CUSTOMIZATION ...................17
1. OBJECTIVES
Create footprints and other artwork for your devices.
This step will show you how to draw artwork for a transistor but the concepts apply to any component or device. You will create a package: TSFP-4 which is used by the bfp620f BJT transistor of Infineon Technologies AG.
See these addresses for details of the package and the Transistor. http://www.infineon.com/cgi/ecrm.dll/ecrm/scripts/prod_ov.jsp?oid=26182 http://www.infineon.com/cgi/ecrm.dll/ecrm/scripts/pack_ov.jsp?oid=23277
0.35m
0.2 mm
1.4 mm
The solder mask is a coating material used to mask off or to protect selected areas of a pcb from the attachment of solder. A solder pad is the area where the leads are soldered, thus connecting the component to the board traces. Stencils (also called metal masks) are almost universally used to apply solder paste to the board for mass reflow processes. Lead represents component pins. 2.2. Create the artwork
Create a new design and name it: tsfp_4 Open a layout window Go to Options>Preferences and select in Layout Units tab: mm Change Grid/Snap setting as shown below:
In the Placement tab, change the Port/Ground size to 0.2 To draw the artwork more efficiently, use Insert>Coordinate Entry and keep this dialogue box open whilst drawing.
Draw a package rectangle in packages layer, Click on rectangle icon, In the Coordinate Entry dialogue box, type firstly 0 for X, 0 for Y and click Apply Type secondly 1.4 for X and 0.8 for Y and click Apply. You should have a rectangle in packages layer with two opposites corners at (0,0) and (1.4, -0.8)
Draw a lead rectangle on the leads layer with corners at (0.15,0.2) and (0.35,0) Draw a solder stencil rectangle on pcvia6 layer with corners at (0.05,0.25) and (0.45,-0.05) Draw a solder pads rectangle on cond layer with corners at (0.025,0.275) and (0.475,-0.075) Draw a solder mask rectangle on solder_mask layer with corners at (0,0.3) and (0.5,-0.1) You should have something like this:
Lead rectangle
You also need to build the same structure for the other leads. It can be done by copying the existing one. Edit>Advanced Copy/Paste>Copy Relative Select all the shapes except the package rectangle, make sure the Port is selected.
(In Copy Relative dialogue box, type 0 for X and -1 for Y:) Change names and numbers of Ports to (P2,2) and (P3,3)
2.3.
Go to File>Design Parameters and Type in the following: Description: Package: TSFP-4 (the layout name or anything you like). This appears in the Library browser sub-networks when you use the component in a schematic. Component Instance Name: this will be the name that appears on the schematic, but in this case, we dont care about it. Symbol Name: SYM_0Port this is the built-in 0 port symbol. Layout Object: check this box. Simulation Model: Not Simulated to create Layout non-simulated items Artwork Type: None.
Click the Save AEL file button and click the Ok button. Save your design and close it.
2.4.
Create a new design and name it: bfp620f In the schematic design, insert a S2P component from the library Data Items Edit the S2P parameters and for File, Browse and find 7f1v010m.s2p
Then click OK Insert 4 Ports and a resistance of 0 as shown below: Port number: 1-Collector, 2-Base, 3-Emitter1, 4 Emitter2
2.5.
Go to File>Design Parameters and Type in the following: Description: bfp620f:SiGe RF-Bipolar NPN Component Instance Name: leave X or type another name if you prefer. Symbol Name: LIBSYM_EEBJT2A, this is the 4 ports transistor symbol. Simulation Model: Subnetwork Artwork Type: Fixed, to associate the package artwork to a sub-network Artwork Name: tsfp_4 (you have to type it)
2.6.
Open a new design and name it: ex_transistor From the library, insert the bfp620f component. Push down to verify the component, then push up. Generate the layout: Layout>Generate/Update Layout You should see the package artwork you have just drawn before. Insert a S-Parameter template: Insert>Template > S_Params
Simulate and plot the results and compare values of S-Parameters simulated with those of the file: 7f1v010m..s2p. (You can plot a list of S-Parameters)
2.7.
You will make this artwork available for the users other projects.
1. Create a directory $HOME/hpeesof/ComponentLibs/packages 2. Copy the fixed artwork package design files: tsfp_4.dsn to this directory. 3. Go to $HOME/custom/config 4. Edit or create the file de_sim.cfg and check the variable is set as below. HOME_COMPONENTLIBS_PACKAGES= {$HOME}/hpeesof/Componentlibs/packages
The fixed artwork tsfp_4 package files saved in $HOME/hpeesof/Componentlibs/packages are now available for all of the users projects by typing in the correct name in the Fixed Artwork Name field of the Design/Parameters of the design. To verify the artwork is now available in all projects, you will create a new project and then create a design that uses this fixed artwork. In the main window, go to File>New Project: Type in the name: fixed_artwork In a schematic design, create a transistor similar to the previous one and name it with the same name: bpf620f
Create another design and name it : ex_transistor Insert in this design the bpf620f using the library list Add ports in order to generate correctly the layout
Generate the artwork: Layout>Generate/Update Layout You see the layout corresponding to the tsfp_4 artwork.
2.8.
This last step is needed if you want this fixed artwork to be in the drop down list.
1. 2.
Go to $HOME/hpeesof/circuit/ael Copy the file geminidsndef.ael into $HOME/hpeesof/circuit/ael (You need to create these directories if they do not exist). Open the file with a text editor and go to the header
set_design_sub_choices( 0, 1, "ALMK", 0, "ALMK2", 1, "ATCCAP", 2, "AXIAL_L", 3, "AXIAL_M", 4, "AXRES", 5, "AXRES2", 6, "AXRES3", 7, "C-LL", 8, "C-LR", 9, "C-UL", 10, "SOT353", 99,"SOT363", 100,"SOT37", 101,"SOT89", 102,"SOT89V2", 103,"TO206AA", 104,"TO206AF", 105,"TO226AA", 106,"TO72", 107,"TO72V2", 108,"TO92", 109,"TPLAST", 110);
3.
Add the wanted fixed artwork packages (tsfp_4) available in $HOME/hpeesof/circuit/ComponentLibs/packages to the list.
"SOT223", 94,"SOT23", 95,"SOT323", 96,"SOT343N", 97,"SOT343R", 98,"SOT353", 99,"SOT363", 100,"SOT37", 101,"SOT89", 102,"SOT89V2", 103,"TO206AA", 104,"TO206AF", 105,"TO226AA", 106,"TO72", 107,"TO72V2", 108,"TO92", 109,"TPLAST", 110,"tsfp_4", 111);
4. 5.
Go to $HOME/hpeesof/config Edit or create the file de_sim.cfg and set the variable USER_AEL={$HOME}/hpeesof/circuit/ael
6. Restart ADS, the new fixed artwork should be available in the drop-down list, in all of the users projects.
Appendix
Appendix: Making custom artwork available site-wide, rather than across users projects
1. 2.
OBJECTIVES: ............................................................................................................................. 3 PROCEDURE, 2.1. Make component available for site-wide use.................................. 3
1. OBJECTIVES:
This is an alternative ending to lab5, steps 2.7 onwards. Instead of making the custom artwork available across a users projects this will make it available site-wide for all users, assuming that all users access the same source code. $HPEESOF_DIR.
1. Create a directory $HPEESOF_DIR/custom/ComponentLibs/packages 2. Copy the fixed artwork package design files: tsfp_4.dsn in to this directory. 3. Go to $HPEESOF_DIR/custom/config 4. Edit or create the file de_sim.cfg and set the variable SYSTEM_COMPONENTLIBS_PACKAGES= {$HPEESOF_DIR}/Componentlibs/packages/: {$HPEESOF_DIR}/custom/Componentlibs/packages/
The fixed artwork tsfp_4 package files saved in $HPEESOF_DIR/custom/Componentlibs/packages are now available sitewide by typing in the correct name in the Fixed Artwork Name field of the Design/Parameters of the design. To verify the artwork is now available in all project directory, you will create a new directory and then create a design that use this fixed artwork. In the main window, go to File>New Project: Type in the name: fixed_artwork In a schematic design, create a transistor design and name it: bpf620f
Create another design and name it : ex_transistor Insert in this design the bpf620f using the library list Add ports in order to generate correctly the layout
Generate the artwork: Layout>Generate/Update Layout You see the layout corresponding to the tsfp_4 artwork.
2.1.
This last step is needed if you want add this fixed artwork in the drop down list. 1. 2. Go to $HPEESOF_DIR/circuit/ael Copy the file geminidsndef.ael into $HPEESOF_DIR/custom/circuit/ael (You have to create these directories if they dont exist). Open the file with a text editor and go to the header
set_design_sub_choices( 0, 1, "ALMK", 0, "ALMK2", 1, "ATCCAP", 2, "AXIAL_L", 3, "AXIAL_M", 4, "AXRES", 5, "AXRES2", 6, "AXRES3", 7, "C-LL", 8, "C-LR", 9, "C-UL", 10, "SOT353", 99,"SOT363", 100,"SOT37", 101,"SOT89", 102,"SOT89V2", 103,"TO206AA", 104,"TO206AF", 105,"TO226AA", 106,"TO72", 107,"TO72V2", 108,"TO92", 109,"TPLAST", 110);
3.
Add the wanted fixed artwork packages (tsfp_4) available in $HPEESOF_DIR/circuit/ComponentLibs/packages to the list.
"SOT223", 94,"SOT23", 95,"SOT323", 96,"SOT343N", 97,"SOT343R", 98,"SOT353", 99,"SOT363", 100,"SOT37", 101,"SOT89", 102,"SOT89V2", 103,"TO206AA", 104,"TO206AF", 105,"TO226AA", 106,"TO72", 107,"TO72V2", 108,"TO92", 109,"TPLAST", 110,"tsfp_4", 111);
The number defines the place in the drop down list. 4. 5. Go to $HPEESOF_DIR/custom/config Edit or create the file de_sim.cfg and set the variable SITE_AEL={$HPEESOF_DIR}/custom/circuit/ael
6. Restart ADS, the new fixed artwork should be available in the drop down list site wide, in every project.
1. 2.
OBJECTIVES .............................................................................................................................. 3 PROCEDURE: SMT_PAD component..................................................................................... 3 2.1. 2.2. Make an example using the SMT_PAD component ...................................................... 3 Create the layout and see the effects of the SMT_PAD ................................................ 5
3.
PROCEDURE: Using an AEL Macro........................................................................................ 6 3.1. 3.2. What is this AEL macro?................................................................................................... 6 Build the design.................................................................................................................. 8
1. OBJECTIVES
You will use a SMT_PAD component, and understand its utility for some artwork. After that, you will make an example using an AEL Macro.
Create a new schematic design and name it: smt_1 Open the library browser and select the SMT component library Use the Find icon and search for the 0603 series capacitor. You should see several parts that fit the search criteria as shown below: Select sc_kmt_X7R_06035_K_19960828
Insert the capacitor in the schematic and notice that the SMT_Pad definition refers to Pad1 which is not yet defined in your design
Insert the SMT_Pad definition by typing the name SMT_Pad in the component history field and inserting it in the schematic. Modify the definition as shown on the right:
At this point, go back to the capacitor and define the SMT_Pad = Pad_0603 (requires quotes). Put MLINs and ports on either side and insert an MSUB to define the substrate (required for simulation).
2.2.
Create the layout and see the effects of the SMT_PAD Layout > Generate/Update Layout
Refer back to the OFFSET parameter from the capacitor (0 mil). For surface mount components, this value is the distance from the component package edge to the electrical port where it will connect to another component (in this case the MLIN). The position of the electrical port is defined in the SMT_Pad definition PO (port offset). This defines the distance from the edge of the pad to the electrical port where zero puts the pin in the center of the pad and a negative value moves the pin away from the pad centre towards the outer edge.
Change the OFFSET value of the capacitor to 10 (mils) and you should see the results:
Try editing PO and OFFSET with different values to see the effects.
In this example a RF transistor (BFG33_8) from the Philips S-Parameter library will be placed in schematic. The various Design/Parameters will be set to use the smtart_SOT143A as artwork macro. To understand how to use this artwork, use the help Go to Help>Topics and Index Choose Manual from the topics available. Go to ADS Documentation, then Physical Design and finally Layout Select chapter 7: Fixed Artwork and find the SOT143 that is shown below:
To see more details about the artwork SOT143A, Go to the chapter 8: SMT Package Layout Artwork Library Go to Using the SMT Package Artwork as an Artwork Replacement Notice the information about parameters
Click on SOT, DPAK, D2PAK Package, and observe the indication concerning the smtart_SOT143A:
Now you know that you have to define 2 parameters: 2 SMT_Pad (SMT_Pad1 and SMT_Pad2) and OFFSET. 3.2. Build the design
Select the Component: sp_phl_BFG33_8_19900901 from the S-Parameter library and place in the schematic. Connect four ports to the symbol whereby
This to assure that each pin (base, collector,) of the schematic symbol corresponds with the correct pin on the layout package.
The smtart_143A AEL macro needs two SMT_Pad components since the SOT143 package has two different sizes of leads. Whereby the collector lead is the biggest lead and the pad associated to it is defined by the first SMT_Pad.
Define SMT_Pad1 and SMT_Pad2 as design parameters for the SMT_Pad components. Define Offset as a Real with Default Value 0mil. The design parameter specifies the offset between the connection pin to the component lead.
Define the General Design/Parameters: An appropriate symbol is the: LIBSYM_EEBJT2A Choose AEL macro: smtart_SOT143A as artwork Choose Subnetwork for Simulation.
Open a new schematic design page and place the created subcircuit in the schematic. Place two SMT_Pad components from the Lumped with Artwork palette to define the two SMT pads: Go to Layout>Generate/Update Layout to place the transistor in layout.
By using smtart AEL macro's and SMT_Pad components, different components can use the same artwork macro but have different pad sizes. This avoids making different fixed artwork packages for the different footprint sizes.
1. 2.
OBJECTIVES .............................................................................................................................. 3 PROCEDURE: Creating AEL macro using de_add() and de_draw() functions......... 3 2.1. Introduction........................................................................................................................ 3
2.2. Programming and loading a simple AEL artwork macro using "de_add_" AEL functions. ........................................................................................................................................ 3 2.3. Associate the AEL artwork macro to a schematic. ....................................................... 5
2.4. Programming and loading a simple AEL artwork macro using "de_draw_( );" AEL functions. ...................................................................................................................................... 11 2.5. 2.6. 3. Associate the AEL artwork to a schematic. ................................................................. 11 Comparison between "de_add...( );" and "de_draw( );" functions ......................... 14
1. OBJECTIVES
This Lab will explain how to create a custom artwork macro using AEL.
In AEL there are two groups of functions that can be used to draw objects in layout: "de_add_();" and "de_draw_();" functions. For more information about those AEL functions, see ADS AEL manual. Both can be used to draw the same object e.g. a rectangle can be drawn using the function de_add_rectangle(); or de_draw_rect(); Although both functions look the same, there are some fundamental differences.
2.2.
Programming and loading a simple AEL artwork macro using "de_add_" AEL functions.
When running ADS on a PC, start ADS in debug mode, the debug mode provides the capability to have debug messages and internal variables sent to the debug window. Modify the script to have this line (choose an appropriate folder and name the debug file to be created): HPADS -v -d c:\<directory>\<file_name>.txt Create in your project a text file: smtart_rect01.ael, make sure there's no additional .txt extension. Open smtart_rect01.ael in a text-editor and add the following lines.
defun rectangle1(L,W) { fputs(stderr,strcat("Parameter L in macro = ",L)); //Send parameter L to debug window fputs(stderr,strcat("Parameter W in macro = ",W)); //Send parameter W to debug window de_set_layer(1); de_add_rectangle(0,0,L,W); units } //set entry layer=layer number 1 //draw rect in current layout
For an introduction into AEL and more information about the AEL syntax, see ADS AEL manual. Once the file smtart_rect01.ael is created and saved it needs to be loaded into ADS. The best way to do this during the test and debug phase is to load the ael file from the ADS command line. In the ADS Main Window, go to Options>Command Line and type in the following command: load("<function>.ael"); In this example: load("smtart_rect01.ael"); When functions are loaded by the program, they are also compiled. This creates a compiled version of the ael file: an atf file. Any file loaded is re-compiled if it has been modified or has not previously been compiled. Compiling increases the speed at which the function is loaded and it also performs a simplified syntax check.
When clicking on apply, the ael file will be compiled and loaded providing that there are no errors in the ael file Note that for each session of ADS there's a session file *.dem created which includes a sequential overview of the ael commands for the actions executed within that session. Associate the AEL artwork macro to a schematic.
2.3.
Once the AEL artwork macro is created and loaded, it can be assigned to a schematic design. In this case a schematic is created containing a resistor with two design parameters: L and W. These two parameters will be parsed into the AEL macro in the order in which they are defined in the Design/Parameter window. Create a new design: resistor01.dsn Insert a resistor Set the following File>Design Parameters: Parameter Name: Value Type: Default Value: Parameter Type: Parameter Description: Parameter Name: Value Type: Default Value: Parameter Type: Parameter Description:
L Real 10 mil Length Length parameter to create artwork W Real 10 mil Width Width parameter to create artwork
Set the appropriate General, Design Parameters. Choose AEL Macro for Artwork Type and fill in the name of the ael macro: rectangle1
Save AEL file in the File/Design Parameters window and open a new layout window.
In the new layout design go to the library browser and place the resistor01 component. Watch the debug window.
The default value for L and W are 10 mils, those parameters get parsed into the AEL macro in MKS units. Since L and W are specified as Length the MKS unit is meter. In this case, 10 mil => 0.000254 [meter] In the AEL macro, a "de_add_();" function is used to draw the rectangle:
de_add_rectangle(0,0,L,W);
In the AEL macro, L and W = 0.000254 The "de_add_()" functions, draw the shapes in LAYOUT, USER units. In this example the Layout, User units are set to mils. To check the Layout User units go to Options>Preferences>Layout Units The macro will draw a rectangle from 0 mils [x1], 0 mils [y1] to 0.000254 mils [x2], 0.000254 mils [y2] The result will be a rectangle to small to display in Layout !
Conclusion: "de_add_();" functions draw a shape using layout, user units. "de_add_();" functions are dependent on the layout, user units. Switching between the layout, user units means that the size of the macro will change and cause incorrect sizes of the shapes. Design parameters get parsed into the AEL macro in the order they are defined in the Design/Parameter window. There is no verification between the parameter name in the File>Design/Parameter window and the parameter in the AEL macro.
Solution: Use "de_draw_();" functions to draw artwork with AEL macro's. Take a conversion factor in account to make the size of the shape independent from the layout, user units.
defun rectangle1(L,W) { fputs(stderr,strcat("Parameter L in macro = ",L)); //Sent parameter L to debug window fputs(stderr,strcat("Parameter W in macro = ",W)); //Send parameter W to debug window decl repH; //Declare repH, representation Handle repH=db_get_rep(db_get_design(current_design_name()),REP_LAY); //Take representation handle of current layout window decl convFact; //Declare convFAct, conversion factor convFact=db_factor(repH); //Get conv. factor of rep. Handle fputs(stderr,strcat("Conversion factor = ",convFact)); //Send value of convFact to debug window de_set_layer(1); //set entry layer = layer number 1 de_add_rectangle(0,0,L*convFact,W*convFact); //draw rectangle using current layout units //but take into account the conv. Factor }
Reload the ael file (load("smtart_rect01.ael") Set the layout units to mm with a grid of 0.001mm for x and y
Place the component from the library browser into the layout again.
By taking the conversion factor in account, the artwork has now a correct size independent of the layout units.
2.4.
Programming and loading a simple AEL artwork macro using "de_draw_( );" AEL functions.
Using the "de_draw_();" functions have the advantage that the artwork is correctly scaled irrespective of the chosen layout units. Create a new text file: smtart_rect02.ael, make sure there's no additional .txt extension. Open smtart_rect02.ael in a texteditor and add the following lines:
defun rectangle2(L,W) { fputs(stderr,strcat("Parameter L //Sent parameter L to debug fputs(stderr,strcat("Parameter W //Sent parameter W to debug de_set_global_db_factor();
de_set_layer(1); //set entry layer = layer number 1 de_draw_rect(0,0,L,W); //draw rectangle in MKS units de_draw_port(0,W/2,-90,FALSE,1); //draw port 1 de_draw_port(L,W/2,+90,FALSE,2); //draw port 2 //add ports to make design synchronization possible //ports are designated as pins }
After the AEL file is created and saved, load it from the command line. Associate the AEL artwork to a schematic.
2.5.
Once the AEL artwork macro is created and loaded, it can be assigned to a schematic design. In this case a schematic is created containing a resistor with two design parameters: L and W . Those two parameters will be parsed into the AEL macro to construct a rectangle in layout. Create a new design: resistor02.dsn Insert a resistor and two ports Set following Parameter, Design Parameters: - Parameter Name: Value Type: Default Value: L Real 10 mil
Length Length parameter to create artwork W Real 10 mil Width Width parameter to create artwork
Set the appropriate General, Design Parameters as below: Make sure to choose AEL Macro for Artwork Type and fill in the name of the ael macro: rectangle2
Save AEL file in the File>Design Parameters window and open a new schematic window. Place the subcircuit in a new schematic and connect two ports to it.
Layout>Generate/Update layout to create the artwork in the layout. Notice that ports need to be added (de_draw_port(); ) in the AEL macro to make design synchronization possible.
Conclusion:
The de_draw_...( ); function together with the de_set_global_db_factor( ); function will draw the artwork using the parameter in MKS units independent of the layout units. Ports need to be added (de_draw_port( ); ) in the AEL macro to make design synchronization possible. 2.6. Comparison between "de_add...( );" and "de_draw( );" functions
de_draw_(); - Recommended within AEL artwork macro's together with de_set_global_db_factor(); - Draws artwork using MKS units independent of layout units.
de_add_(); - Draws artwork using layout units. - Take a conversion factor in account (db_factor(repH)) to make the size of the shape independent from the layout, user units. - Use in case there's no "de_draw_();" function available as replacement.
Flowchart of the process, how the design parameters are processed and block diagram of AEL artwork macro.
defun smtart_sot363(SMTPAD,PO) { Get individual parameters of the SMT pad element: pad_width pad_length pad_layer smo sm_layer pad_offset port_offset
Sent internal values of various parameters to debug window is debug parameter is set.
Define internal variables to specify layer and dimensions of package and leads
Draw package, leads, pads and solder mask with "de_draw_();" functions using MKS }
Create in your project a text file: smtart_sot363.ael, make sure there's no additional .txt extension. Open smtart_sot363.ael in a texteditor and add the following lines.
Remark: Using the same name for the ael file and for the macro is not a problem.
defun smtart_sot363(SMTPAD,PO) {
de_set_global_db_factor(); //Ensure to use MKS units
/////////////////////////////////////////////////////////////// // Get individual parameters out of the SMT pad element // /////////////////////////////////////////////////////////////// decl decl decl decl decl decl decl pad_width=get_data_parm(SMTPAD,"W","SMT_PAD"); pad_length=get_data_parm(SMTPAD,"L","SMT_PAD"); pad_layer=get_data_parm(SMTPAD,"PadLayer","SMT_PAD"); smo=get_data_parm(SMTPAD,"SMO","SMT_PAD"); sm_layer=get_data_parm(SMTPAD,"SM_Layer","SMT_PAD"); pad_offset=get_data_parm(SMTPAD,"PO","SMT_PAD"); port_offset=PO;
///////////////////////////////////////////////////////////////// // Fputs internal values of various parameters for debugging // // when sot363_debug = 1 // ///////////////////////////////////////////////////////////////// decl sot363_debug=1; // set sot363_debug=NULL; to avoid fputs of debug lines if(sot363_debug) { fputs(stderr, strcat("Value of port_offset in AEL macro in MKS units: ", identify_value(port_offset))); fputs(stderr, strcat("Value of pad_width in AEL macro in MKS units: ", identify_value(pad_width))); fputs(stderr, strcat("Value of pad_length in AEL macro in MKS units: ", identify_value(pad_length))); fputs(stderr, strcat("Value of pad_layer in AEL macro: ", identify_value(pad_layer))); fputs(stderr, strcat("Value of smo in AEL macro in MKS units: ", identify_value(smo))); fputs(stderr, strcat("Value of sm_layer in AEL macro: ", identify_value(sm_layer)));
//////////////////////////////////////////////////////////////// // Define internal variables here to specify layer and // // dimensions of package and leads // //////////////////////////////////////////////////////////////// decl package_layer=10; decl leads_layer=9; decl package_width=2.000e-3; decl package_length=1.250e-3; decl lead_width=0.200e-3; decl lead_length=0.426e-3; decl lead_spacing=0.650e-3; //Set to default package layer //Set to default leads layer //Set package width in MKS units //Set package length in MKS units //Set lead width in MKS units //Set lead length in MKS units //Set lead spacing in MKS units
/////////////////////////////////////////////////////////////// // Error checking // /////////////////////////////////////////////////////////////// decl smt_errmsg1 = "Layout requires SMTPAD Data Item"; decl smt_errmsg2 = "Negative Pad Dimensions Not Allowed"; decl smt_errmsg3 = "Solder Pads Overlap Each Other"; if (pad_width == NULL || pad_length == NULL) //check that SMT pad exists in schematic if not error(smtart_errclass, 1, smt_errmsg1, NULL); if (pad_width < 0 || pad_length < 0) //check that pad_width and path_length are not negative error(smtart_errclass, 2, smt_errmsg2, NULL); if (lead_spacing - pad_width < 0 ) //check that the bond pad do not overlap each other
/////////////////////////////////////////////////////////////// // Draw package, leads, pads and solder mask with de_draw // // functions using MKS units // /////////////////////////////////////////////////////////////// // Draw package with the origin in the middle of the package de_set_layer(package_layer); //Draw package on coordinates x1,y1,x2,y2 de_draw_rect(-package_width/2,-package_length/2, package_width/2, package_length/2); // Draw the leads de_set_layer(leads_layer); de_draw_rect(-(lead_spacing+lead_width/2), -(package_length/2+lead_length), -(lead_spacing-lead_width/2), -package_length/2); de_draw_rect(-lead_width/2, -(package_length/2+lead_length), lead_width/2,-package_length/2); de_draw_rect((lead_spacing-lead_width/2), -(package_length/2+lead_length), (lead_spacing+lead_width/2), -package_length/2); de_draw_rect((lead_spacing-lead_width/2), package_length/2, (lead_spacing+lead_width/2), (package_length/2+lead_length)); de_draw_rect(-lead_width/2, package_length/2, lead_width/2, (package_length/2+lead_length));
de_draw_rect(-(lead_spacing+lead_width/2), package_length/2, -(lead_spacing-lead_width/2),(package_length/2+lead_length)); // Draw the pads de_set_layer(pad_layer); de_draw_rect(-(lead_spacing+pad_width/2), -(package_length/2+lead_length/2+pad_offset+pad_length/2), -(lead_spacing-pad_width/2), -(package_length/2+lead_length/2+pad_offset-pad_length/2)); de_draw_rect(-pad_width/2, -(package_length/2+lead_length/2+pad_offset+pad_length/2), pad_width/2, -(package_length/2+lead_length/2+pad_offsetpad_length/2));
de_draw_rect((lead_spacing-pad_width/2), -(package_length/2+lead_length/2+pad_offset+pad_length/2), (lead_spacing+pad_width/2), -(package_length/2+lead_length/2+pad_offset-pad_length/2)); de_draw_rect((lead_spacing-pad_width/2), (package_length/2+lead_length/2+pad_offset-pad_length/2), (lead_spacing+pad_width/2), (package_length/2+lead_length/2+pad_offset+pad_length/2)); de_draw_rect(-pad_width/2, (package_length/2+lead_length/2+pad_offset-pad_length/2), pad_width/2, (package_length/2+lead_length/2+pad_offset+pad_length/2)); de_draw_rect(-(lead_spacing+pad_width/2), (package_length/2+lead_length/2+pad_offset-pad_length/2),(lead_spacing-pad_width/2), (package_length/2+lead_length/2+pad_offset+pad_length/2)); // Draw the ports de_draw_port(-lead_spacing, -(package_length/2+lead_length/2+pad_length/2+port_offset), 0,FALSE,1); de_draw_port(0.0,(package_length/2+lead_length/2+pad_length/2+port_offset), 0,FALSE,2); de_draw_port(+lead_spacing,(package_length/2+lead_length/2+pad_length/2+port_offset), 0,FALSE,3);
de_draw_port(+lead_spacing,+(package_length/2+lead_length/2+ pad_length/2+port_offset), 180, FALSE, 4); de_draw_port(0.000,+(package_length/2+lead_length/2+ pad_length/2+port_offset), 180, FALSE, 5); de_draw_port(-lead_spacing, +(package_length/2+lead_length/2+pad_length/2+port_offset), 180, FALSE, 6);
// Draw the solder mask pads // Adding the parameter smo to the code to draw the pads de_set_layer(sm_layer); de_draw_rect(-(lead_spacing+pad_width/2+smo), -(package_length/2+lead_length/2+pad_offset+pad_length/2+smo), -(lead_spacing-pad_width/2-smo), -(package_length/2+lead_length/2+pad_offset-pad_length/2-smo)); de_draw_rect(-(pad_width/2+smo), -(package_length/2+lead_length/2+pad_offset+pad_length/2+smo), (pad_width/2+smo), -(package_length/2+lead_length/2+pad_offset-pad_length/2-smo)); de_draw_rect((lead_spacing-pad_width/2-smo), -(package_length/2+lead_length/2+pad_offset+pad_length/2+smo), (lead_spacing+pad_width/2+smo), -(package_length/2+lead_length/2+pad_offset-pad_length/2-smo)); de_draw_rect((lead_spacing-pad_width/2-smo), (package_length/2+lead_length/2+pad_offset-pad_length/2-smo), (lead_spacing+pad_width/2+smo), (package_length/2+lead_length/2+pad_offset+pad_length/2+smo)); de_draw_rect(-(pad_width/2+smo), (package_length/2+lead_length/2+pad_offset-pad_length/2-smo), (pad_width/2+smo), (package_length/2+lead_length/2+pad_offset+pad_length/2+smo)); de_draw_rect(-(lead_spacing+pad_width/2+smo), (package_length/2+lead_length/2+pad_offset-pad_length/2-smo), -(lead_spacing-pad_width/2-smo), (package_length/2+lead_length/2+pad_offset+pad_length/2+smo));
Save the file and load it from the command line. Create a new schematic design: testpackage0 with 3 resistors and 6 ports
Assign the Design Parameters to the sub-circuit. Use the smtart_sot363 AEL macro as Artwork.
Parameter Name: Value Type: Default Value: Parameter Type: Parameter Name: Value Type: Default Value: Parameter Type: Parameter Name: Value Type: Default Value: Parameter Type:
SMTPAD String "Pad1" Unitless PO Real 0 mil Length R Real 50 Ohm Resistance
Click on Save AEL file, then OK, and save your design. Keep in mind that the first Design Parameter needs to be the SMTPAD and the second the PO, Port Offset.
Create a new schematic design: top_testpackage0 Insert package0 from the library browser, with 6 ports and a SMT_Pad as shown below
Generate the artwork: Layout>Generate/Update Layout You should see something like this:
1. 2.
OBJECTIVES .............................................................................................................................. 3 PROCEDURE.............................................................................................................................. 3 2.1. 2.2. 2.3. 2.4. 2.5. 2.6. Create the artwork graphically ........................................................................................ 3 Define parameters to control the artwork...................................................................... 5 Compile the macro, set the parameter default values, and save the macro .............. 7 Create a new design in order to use taper as a component ....................................... 10 Change the parameter definition to have the real taper ............................................. 11 Reuse the taper as a component .................................................................................... 16
1. OBJECTIVES
Create a Parameterized Artwork Macro (PAM), using the Graphical Cell Compiler (GCC)
This taper will be used to connect 2 lines with different widths. We need to control the 3 dimenesions: length, w1 and w2.
Line
W1
Taper
W2
Line
length
2. PROCEDURE
You will design a taper with these parameters: w1=50 mils, w2=300 mils, length=100 mils 2.1. Create the artwork graphically
Open a new layout window and save it as taper Insert>Coordinate Entry to draw the taper quickly Verify that coordinate are in mil otherwise you need to change them before starting drawing.In Entry Layer List, select cond2 or another layer. Verify this layer is visible and not protected
Enter the first vertex of the taper: Type 0 for x and 25 for y, and click Apply, as
shown below
To complete the taper, you enter the next co-ordinates and click Apply. After typing in the final co-ordinates hit the space bar on the keyboard to closethe polygon. You should have something like this:
Add two Ports on the two sides of the taper: at (0,0) and (100,0) Rotate one of them by selecting it and by clicking on Rotate by 90 button:
The artwork is now complete. 2.2. Define parameters to control the artwork
To understand better how this step function, we will first make a supposition: w2-w1=constante First, some construction lines are needed. One horizontal and one vertical that cross in the center of the taper: Insert>Construction Line
Now, you will define the parameters to control the artworks: the length and width Stretch the width: Select the taper and the horizontal construction line Go to Macro>Stretch Select: - Both for Stretch direction - w: for the Distance (This is the name of the parameter that will appear in the dialogue box of the component taper) - leave 0.0 mil for the offset so that w will be the added dimension of the width - click on OK
Notice that Both direction is used to stretch vertex on each size of construction line, w/2 will be the dimension added on each side, that will made finally a total stretch of w.
Stretch the length: Select the taper, the two ports and the vertical construction line Go to Macro>Stretch Select: - Both for Stretch direction - length: for the Distance - type 100.0 mil for the offset so that length will be the absolute dimension of the length (remember the length of your artwork is 100 mil) - click on OK
This window shows all the controls defined on the artwork One click on a control shows the selected shapes in the layout window Double-click will show the Stretch Control box so you are able to modify your control if necessary. Click on OK to dismiss the boxes.
2.3.
Compile the macro, set the parameter default values, and save the macro
This step is the last one for the building of the PAM Go to Macro>Compile Click on Save Design and watch the compile message box Click on Compile and ensure that there are no errors.
Click on Design/Parameters to define them You can change the Description and the Component Instance Name, but it is not necessary. Leave the Symbol Name: SYM_0Port Simulation Model: Subnetwork Artwork Type: AEL Macro
Put the settings as shown below and notice that w and length have default values that make no change of dimension in comparison to the original artwork.
Click on Save AEL File, then OK to dismiss the Design Parameter box Click on OK to dismiss the Graphical Cell Compiler box
2.4.
Open a new layout window and save it as ex_taper Insert a taper by clicking on library button Search the Compiled Artwork Macros library Choose the only component available: taper
When you insert it, you are able to set the dimension as you wish. Insert some tapers with different size and verify that the PAM is correctly defined.
2.5.
Go to the design: taper (Use File and choose taper or push into a taper component inserted in ex_taper) Go to Macro>View/Edit Modify the definition of w which is obsolete now In Control Define: double click on the line that correspond to w Change the name to w1 Change the Offset to 50.0 mil Click OK to dismiss the Stretch Control box
50.0 mil is the dimension of the smaller width of the artwork you have designed initially. An offset of 50.0 mil means that the value of w1 will be the real value of w1 (if w1 is set to 20, the dimension will be 20 mil and not 70 mil as previously)
Add two new construction lines to stretch the other width You need to stretch the two vertex corresponding to the bigger width:
Vertex 1
Vertex 2
Add a first horizontal construction line just below Vertex 1 And a second one just above Vertex 2 as shown below
Now you can define the parameter Go to Macro>Stretch Select the artwork and the construction line corresponding to the vertex 1 Define the parameter as shown below Stretch direction: Positive, because you want to stretch only Vertex 1 that is on the side of positive direction Distance: w2/2-w1/2. You divide w2 per 2 so that you will enter the real value of w2 when you will insert a taper component. You subtract the contribution of w1 that is w1/2 on each side. Offset: 125.0 mil is the value corresponding to the Distance w2/2-w1/2, according to the original artwork dimension: 300/2-50/2=125
Click OK
Go to Macro>Stretch Select the artwork and the construction line corresponding to the vertex 2 Define the parameter as shown below Stretch direction: Negative, because you want to stretch only Vertex 2 that is on the side of negative direction Distance: w2/2-w1/2. Offset: 125.0 mil
Click OK
Go to Macro>Compile Click on Save Design Click on Compile Make sure that there are no errors Click on Design/Parameters In Parameters, select w1 and change the Default value to 50.0 mil Select w2 and change the Default value to 300.0 mil
Click on Save AEL file and then OK Finally, click on OK to dismiss the Graphical Cell Compiler box
2.6.
Go back to ex_taper Delete all the taper you have done Insert MLINs or Traces with different widths and join them using the taper component.
1. 2.
OBJECTIVES .............................................................................................................................. 3 PROCEDURE: Insert results from a Momentum simulation in an example design.......... 3 2.1. 2.2. 2.3. 2.4. 2.5. 2.6. 2.7. Introduction........................................................................................................................ 3 Copy the project................................................................................................................. 6 Create hierarchy for EM simulation................................................................................ 7 Define the substrate .......................................................................................................... 8 Mesh the design................................................................................................................ 11 Run the simulation and convert the results to a file ................................................... 12 Include the momentum simulation results in your design ......................................... 14
1. OBJECTIVES
This Lab will explain how to simulate a design containing results from a Momentum simulation.
Momentum
The circuit "MixerLayout.dsn" called in this design is a layout based on the initial design shown in "LOdrive.dsn" and "MixerCompr.dsn". Ideal components and wires are replaced with surface-mount components and microstrip lines. This design calls the circuit "MixerLayout.dsn" and simulates it using the same conditions as the "LOdrive.dsn" so that the effects of using non-ideal components can be compared directly. (See SimFrom Layout.dds).
SimFromLayout design.
You can see on the next page both schematic and layout representations of the MixerLayout design. In this Lab you will create a subnetwork containing all the lines and the ground plane so that you can simulate this part of the circuit with the Momentum Simulator. Then you will include the results of that simulation into the complete design
(SimFromLayout). Finally, you will compare the results of the two simulations (with and without momentum simulation).
MixerLayout design.
2.2.
Copy the project Mixerpager_prj from example From the main window, go to File>Copy Project
1. File>Copy Project
2. Do to example directory
MixerLayout.dsn contains the layout and schematic of the first iteration of the mixer. Simulating this design is done from SimFromLayout.dsn SimFromLayout.dsn contains the symbol for MixerLayout, together with the components needed to simulate it. Results are compared to the ideal simulation, showing the effects of surface-mount component parasitic and losses In the next steps, you will modify the project to include a momentum simulation
2.3.
Select the components you want to simulate with momentum: The 3 Ground planes, manually (click left + <shift>) and then go to Select>Select By Name and select all the microstrip components as shown
3 grounds planes
below:
After the items have been selected, create the hierarchy using Edit>Components>Create Hierarchy... command Save this new design as MixerLayout_Mom_subckt
MixerLayout_Mom_subckt
2.4.
From the MixerLayout_Mom_subckt design, go to the Momentum menu and Enable the RF Mode.
A full microwave simulation is not needed for this circuit because of the low frequency. To create the substrate definition, take the MSUB information from the schematic window.
Open the SimFromLayout design from the schematic window Select the MSUB item andcopy it: Edit>Copy or <CTRL> C Generate the schematic window of MixerLayout_Mom: from the corresponding layout window, go to Schematic>Generate/Update You should see a 25 ports component named MixerLayout_Mom_subckt, Push down, just an MLIN and two ports are created, but it doesnt matter. As this MLIN is defined with the Substrate FR4, you will import the MSUB FR4 that is needed Paste the MSUB: Edit>Paste or <CTRL> V
Then come back to the layout window of MixerLayout_Mom_subckt and go to Momentum RF>Substrate>Create/Modify to see the default substrate. Then in the same menu, go to Update From Schematic and see the difference:
Pre-compute the substrate:Momentum RF>Substrate> Pre-compute You can also check the type of ports by going to Momentum RF>Ports Editor, and selecting them. Theshould be defined as Single ports.
2.5.
The mesh frequency is chosen to be the highest frequency simulated. (You will simulate the circuit from 0 to 2 GHz). Then click Ok To generate the mesh, go to Momentum RF>Mesh>Precompute , and the mesh will be pre-computed at 2 GHz
2.6.
Go to Momentum RF>Simulation>S-parameters
After the simulation has finished, you need to convert the data provided by momentum to an s25p file: S-Parameters with 25 Ports.
5. Click on Browse and select the Data directory, then write a name with a .s25p extension to indicate a 25 Port, S-Parameter file. In this case, you can write MixerLayout_Mom_01.s25p
6. Click on update Dataset List to ensure that you have all the datasetsavailable 7. Choose the simulation results from the list of Datasets, then click on Write to file
11 - 13 2001 Agilent Technologies
2.7.
The s25p file will be used to define the component S25P. Before doing that, go to the schematic window of the design MixerLayout_Mom: Select the component MixerLayout_Mom_subkt, and swap this component to a S25P: Edit>Component>Swap Components Type in New Component Name field: S25P, and click OK.
Edit the new component and browse to find the s25p file youve just created. Add a ground.
Change the design parameter: File>Design Parameters Deselect Simulate From Layout Click on Save AEL File and then on OK
Save your design and then go to the design SimFromLayout Change the component MixerLayout to MixerLayout_Mom Simulate this circuit using another name: SimFromLayout_Mom Go to Simulate>Simulation Setup
After the simulation is finished, this box appears, you need to click No
From the Data-display window, you can compare the results from the two simulations
Copy the ConversionGain_Layout equation and change the new name to ConversionGain_Layout_Mom. Change also the equation to provide a conversion gain from the SimFromLayout_Mom simulation.
New equation
Then add this equation to the graph and notice the difference:
Then, to the second graph add the Magnitude SimFromLayout_Mom design. To see the difference
of
VCC.i[0]
from
the
10
1 2
OBJECTIVES ..............................................................................................................................3 PROCEDURE: ............................................................................................................................3 2.1 Introduction............................................................................................................................3 2.2 Basic data structure...............................................................................................................3 2.2.1 Single square...................................................................................................................3 2.2.2 Square with cutout.........................................................................................................4 2.2.3 Conclusions ....................................................................................................................6 2.3 Mask data generation of a ground plane with cut out ......................................................7 2.3.1 Mask Entities ..................................................................................................................7 2.3.2 Holes as polygons ..........................................................................................................7 2.3.3 Holes as cutlines ............................................................................................................9 2.3.4 Preserve Holes..............................................................................................................10 2.4 Gerber file generation of a groundplane with cut out.....................................................12 2.4.1 Types of photo plotters ...............................................................................................12 2.4.2 Vector Photo plotter ....................................................................................................12 2.4.2.1 2.4.3.1 Creating a gerber file for a Vector Photo plotter .............................................13 Creating a gerber file for a Raster Photo Plotter .............................................17 2.4.3 Raster Photo plotter ....................................................................................................17 2.4.4 Conclusions ..................................................................................................................21
1 OBJECTIVES
This Lab will explain how to import design using Mask format and then Gerber format.
2 PROCEDURE:
2.1 Introduction The Advanced Design System contains a robust layout editor that is capable of microwave hybrid, RF integrated circuit (RFIC) and printed circuit board (PCB) design. PCB designers will frequently generate layout mask data using the optional MTOOLs Gerber translator. An understanding of the ADS data structures, features and limitations is crucial to the successful generation of valid Gerber mask data for complex groundplanes. This document attempts to provide this understanding in a succinct fashion through the use of simple examples. The document reviews use of the editing tools, internal data structures, mask data generation and the MTOOLs Gerber translator in creation of groundplanes. 2.2 Basic data structure This section provides a basic data structure overview through the creation of a simple groundplane with a single cutout. This information is the basis for understanding the data structures for more complex groundplanes. After creation and modification of a basic shape (also known as a datagroup), an explanation is given on how the shape is stored in the ADS database. This explanation gives one a definitive method of checking the validity of any design file they may be working on. 2.2.1 Single square A simple 200x200 square is drawn on the cond layer with the lower left corner located at the origin (0,0) as shown overleaf. This is then saved as single_square.dsn You can use the Insert>Coordonate Entry to draw this rectangle: Choose cond layer, Go to Insert>Coordonate Entry, click the rectangle icon, type the coordinates of the two corners.
(200,200)
(0,0)
The ADS command Options > Identity reports the information contained in the database. Selecting the rectangle and executing the command will result in the following display:
2.2.2
To more accurately simulate a simple groundplane, a 100x100 section of the square previously generated will be removed from the center using the following steps. In the layout window: 1. A rectangle starting at x,y (50,50) and stopping at x,y (150,150) is drawn on the cond2 layer. 2. Both rectangles are selected and the command Edit > Boolean Logical is selected. 3. The Boolean Logical Operation Between Layers will show up. 4. Perform cond DIFF cond2 = cond apply to Selected Shapes and Delete Originals on cond and cond2.
12 - 4 2001 Agilent Technologies
The result is a square (200 x 200) on the cond layer with a square hole (100 x 100) in the center of it Save it as: square_with_cutout.dsn.
It is often beneficial to look at polygons with the outline mode engaged . Option > Layers > Shape Display = Outline
What we see is the outline of the outer and inner square and a line that connects both. This line is a FALSE EDGE, a line drawn by ADS to make the display of this shape possible. In fact it's a virtual line.
2.2.3 Conclusions 1. A polygon with a hole created by the boolean diff operation is build up by outside segments, inside segments and a non-orthogonal false edge between both, also named as filled & empty complex. When setting the layer visibility to outline a diagonal line between the outer and inter rectangle will show up. This is a virtual line, a false edge only drawn by ADS to make the display of the shape possible. In fact polygons with holes are converted to re entrant polygons prior to being displayed (only for display, not in the database). 2. In ADS every original polygon or polygon resulting from the editing operations, boolean logical or create clearance will always result in a polygon built up from outside segments and inside segments plus a false edge (in cases where the internal shape is completely inside the outer shape).
2.3 Mask data generation of a ground plane with cut out This section provides an overview of the different mask file entities in ADS together with an overview on the hole format mask export option. A polygon with cutout is exported as a mask file using the three possible hole format mask export options: Holes As Polygons Holes As Cutlines Preserve Holes
The choice of the option will depend on how the mask data will be processed further with the Gerber translator. This will be discussed in each section. 2.3.1 Mask Entities The mask file format is a simple ASCII format that provides a flat geometric representation of a layout. Because of its simplicity, this format offers great flexibility when transferring designs between the Advanced Design System and other design environments. The Mask file contains the following entities: Filled: Empty A closed area flagged as filled so that it shows up dark on the mask. A closed area flagged as empty. It should be completely surrounded by a filled area and should be clear on the film. This is often referred to as a knockout. A series of lines and arcs that are not closed. They may appear on the mask as a line with a pre assigned width or they may be ignored. A closed filled area. A closed empty area.
Open
Circles Hole
2.3.2 Holes as polygons This mask export option converts a hole, empty into a filled polygon. Go to File>Export, choose Mask file holes_as_polygons.msk as New file Name. (.msk) as file type and
The mask file holes_as_polygons.msk will look as follows when viewed in a plain text editor:
3.000 MASK C:\users\default15\layout_lab_prj\networks\square_with_cutout.dsn (Multiple layers : 1 ) PDE 1.0 Fri Aug 10 17:51:03 2001 1 0.0000 200.0000 0.0000 200.0000 Layer_Name="cond" n=1 gds=2 Filled Conn_Pnt Conn_Pnt End_CC Filled Conn_Pnt Conn_Pnt End_CC x x x x x x x x = = = = = = = = 0.0000 200.0000 200.0000 0.0000 50.0000 150.0000 150.0000 50.0000 y y y y y y y y = = = = = = = = 200.0000 200.0000 0.0000 0.0000 50.0000 50.0000 150.0000 150.0000
The first paragraph is the header. The description of the mask data for each used layer starts after the layer name and number. With holes as polygons, all holes are translated into polygons on the same layer.
The option to export as mask is not recommended but is implemented as a special user request (for further mask postprocessing by third party tools). 2.3.3 Holes as cutlines Go to File>Export, choose Mask file holes_as_cutlines.msk as New file Name. (.msk) as file type and
As described before in Basic data structure> Conclusions, every polygon resulting from the editing operations, boolean logical or create clearance will always result in a polygon with a hole, also known as a filled empty complex (in cases where the internal shape is completely inside the outer shape). Holes as cutlines option during mask export merges filled and empty polygons to form a single filled polygon. This creates what we call a re-entrant polygon. This is necessary when using the mask file to export to a vector photo plotter (3.2, Vector Photo plotter).
The mask data describes one single filled polygon. 2.3.4 Preserve Holes Go to File>Export, choose Mask file (.msk) as file type and preserve_holes.msk as New file Name. In the More Options menu select Preserve Holes.
Using the preserve holes function will keep the filled empty properties of a polygon with hole during mask export.
There are two datagroups: The first paragraph describes the filled polygon with the filled mask entity and second paragraph describes the hole, empty polygon using the empty mask entity. The holes are preserved. Notice that both are on the same layer. This will have an impact on the format you choose to translate the mask file into gerber.
2.4 Gerber file generation of a groundplane with cut out This section gives an overview of the different types of photoplotters and how this is related to the gerber file export in ADS and the translation within Mtools. 2.4.1 Types of photo plotters There are two types of photo plotters: Vector Photo plotters - those that process each draw and flash command directly from the Gerber data base. These are normally mechanical plotters with an X-Y table, a light head, and an aperture wheel. Examples of vector plotters includes Gerber Scientifics 3200 and 4000 series flatbed plotters. Raster Photo plotters - those that rasterize the input Gerber data using a computer and then use the resulting bitmap to modulate a laser that is scanned across the film. What is interesting to us about raster plotters is that many of them can accept polygons in addition to draws and flashes. The ability of a photo plotter to fill a polygon is extremely useful to the microwave and RF designer. Examples of powerful raster plotters that support polygons include the Gerber Crescent family of plotters and the Cymbolic Sciences family of FIRE 9000 plotters. 2.4.2 Vector Photo plotter As described before, every polygon resulting from the editing operations, boolean logical or create clearance will always result in a polygon with a hole, also know as a filled empty complex (in cases where the internal shape is completely inside the outer shape). Because MTOOLs in the RS274D and RS27X mode fills each polygon as it encounters it in the data stream, it is NOT capable of clearing away areas already filled when it encounters an empty polygon. Therefore, for vector photo plotters, you should NOT use the Preserve Holes Mask export function because this will keep the holes as empty entities. If you have used empty polygons in your design, choose the option Holes As Cutlines. This function merges filled and empty polygons to form a single filled polygon. This creates what we call a re-entrant polygon and is supported by MTOOLs RS274D and RS274X. However this function, Holes As Cutlines is only recommend for relatively simple structures. Its not recommended that one use such a function where hundreds of drill holes must appear in a power plane.
2.4.2.1 Creating a gerber file for a Vector Photo plotter Go to File>Export, choose Gerber as file type and holes_as_cutlines.gbr as New file Name. In the More Options menu select Holes As Cutlines.
Click Ok in the Export GERBER Options box and then in the Export box to start the export process.
MTOOLs will start up with the MTOOLs dialog box. Now since you are generating a gerber file for a vector photoplotter you need to select the option FILL and choose either the format RS274D (standard gerber, aperture file needed) or RS274X (aperture file embedded in gerber file). This can be done in the Translation Settings Menu. Click Translation Settings in the MTOOLS window.
12 - 13 2001 Agilent Technologies
Click on OK and select Translate and the appropriate layer. Select View Gerber from the MTOOLs dialog box.
Looking at the gerber output in the outline mode you can see that the false edge is converted into a cutline prior to translation. Then the re entrant polygon is filled starting with aperture D10. (See Info>Highlight Aperture) How the shape is filled depends on how the aperture file is built up. Looking at the content of the gerber file you will find about 100 lines of code for the relatively simple shape. (Its not the intention of this lab to go into detail about the gerber file and the different commands).
The gerber file (cond.gbr) will look as follows when viewed in a plain text editor.
G75* G54D10* X12Y1995D02* X1995D01* Y5D01* X5D01* Y1988D01* X495Y1498D01* Y495D01* X1505D01* Y1505D01* X502D01* X1650D02* X1850D01* X350Y573D02* X150D01* X1650D02* X1850D01* X350Y430D02* X150D01* X1650D02* X1850D01* Y288D02* X150D01* M02*
When translating complex boards with a lot of cutouts or holes, this translation method is not recommended. The polygon with cutlines can exceed the maximum number of vertices, this can lead to errors in the gerber file. Another disadvantage of this method is the size of the gerber file. One polygon with a holeresults in about 100 lines of gerber data ! The way to avoid those problems is to use a Raster Photo Plotter with the Gerber MDA format. This will be described in the next section.
2.4.3 Raster Photo plotter The FIRE 9000 photoplotter is a raster laser plotter that is ideal for creating microwave and RF artwork. Not only does this photoplotter have a very high resolution (typically 1/8 mil), but its front end supports two very important extensions to standard Gerber (RS274D) data: POEX POIN external polygons (filled areas) internal polygons (empty areas)
Because of these high level commands, the Gerber translator can translate a mask file with empty polygons directly into a stream of POEX and POIN commands. Configuring the translator for MDA output is the only mode that supports empty figures in the mask file. Not only does configuring the translator for MDA output eliminate the need to stroke out the interior of each polygon, but the resulting artwork is limited only by the precision of the photoplotter. The FIRE 9000 MDA autoplot format also embeds all Gerber format, unit, and data mode information into its header so that a separate aperture and information list is not needed. We highly recommend (if possible) that you send your data to a photoplot or board shop equipped with a raster photoplotter such as the FIRE 9000. The Gerber Viewer can properly view both POEX and POIN data so that you can verify the correctness of the output. 2.4.3.1 Creating a gerber file for a Raster Photo Plotter As described before, every polygon resulting from the editing operations, boolean logical or create clearance will always result in a polygon with a hole, also know as a filled empty complex (in cases where the internal shape is completely inside the outer shape). This data consisting of filled and empty shapes is suited for gerber MDA export. Go to File>Export, choose Gerber as file type and preserve_holes.gbr as New file Name. In the More Options menu select Preserve Holes.
Click Ok in the Export GERBER Options box and then in the Export box to start the export process.
Using the preserve holes function will keep the filled empty properties of a polygon with hole during mask export. Since you are generating a gerber file for a raster photo plotter you need to select the MDA Autoplot output format . Set Outline/Fill to OUTLINE with the standard D20 and D21, POEX apertures for the filled mask entities and the D22 and D23, POIN apertures for the empty mask entities. Any open mask entities are sent to D10 which is a standard round aperture. This can be done in the Translation Settings Menu.
Click on OK and select Translate and select the appropriate layer. Select View Gerber from the MTOOLs dialog box. Set the display mode to Outline.
The hole is preserved. Check that the display mode is set to Fire 9000 (View>Display Mode> Fire 9000). Looking at the gerber file you will notice that is less complex than the gerber file for the vector plotter (35 lines compared to more than 100 lines for the vector plotter).
The gerber file will look as follows when viewed in a plain text editor:
G04%PAR.%* G04%ADRS=QUARTER;%* G04%MODE=A;%* G04%UNIT=I;%* G04%ZERO=L;%* G04%FORM=4.4;%* G04%MRGE=P;%* G04%IMTP=P;%* G04%POEX=20/0,21/0;%* G04%POIN=22/0,23/0;%* G04%EOP.%* G04%APR.%* G04%A10:CIR,1.%* G04%A11:CIR,2.%* G04%A12:CIR,4.%* G04%A13:CIR,8.%* G04%A14:CIR,15.%* G04%A15:CIR,25.%* G04%A16:CIR,40.%* G04%A24:CIR,93.%* G04%A25:CIR,1.%* G04%EOA.%* G75* G54D20* X0Y2000D02* X2000D01* Y0D01* X0D01* Y2000D01* G54D22* X500Y500D02* X1500D01* Y1500D01* X500D01* Y500D01* M02*
2.4.4 Conclusions Gerber output for a Vector Photo plotter: Select Holes As Cutlines as gerber export option and set the MTOOLs Outline/Fill translation setting to FILL with RS274D or RS274X mode. Gerber output for a Raster Photo plotter: Select Preserve Holes in the Gerber export option and set the MTOOLs Outline/Fill translation setting to Outline with the MDA Autoplot format.
List of Topics
Page 2
Agilent Restricted
Page 3
Agilent Restricted
Alternative Description
Page 4
Agilent Restricted
Page 5
Agilent Restricted
Page 6
Agilent Restricted
Page 7
Agilent Restricted
Rooftops
Page 8
Agilent Restricted
Method of Moments
Page 9
Agilent Restricted
Capacitive Coupling
Page 10
Agilent Restricted
Inductive Coupling
Page 11
Agilent Restricted
Page 12
Agilent Restricted
Page 13
Agilent Restricted
Equivalent Circuit
Page 14
Agilent Restricted
Page 15
Agilent Restricted
Page 16
Agilent Restricted
AFS Convergence
Page 18
Agilent Restricted
Calibration Problem
Page 19
Agilent Restricted
Page 20
Agilent Restricted
Page 21
Agilent Restricted
Page 22
Agilent Restricted
direct excitation
line feed
Page 23
Agilent Restricted
Differential Ports
1.i
direct excitationn
line feed
-1.i
Page 24
Agilent Restricted
Edge Mesh
Page 25
Agilent Restricted
Page 26
Agilent Restricted
Page 27
Agilent Restricted
Page 28
Agilent Restricted
Page 29
Agilent Restricted
MoM vs FEM
Page 30
Agilent Restricted