Reg. No.

Question Paper Code : T3027

B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2009 Third Semester Computer Science and Engineering CS 2202 DIGITAL PRINCIPLES AND SYSTEMS DESIGN (Common to Information Technology) (Regulation 2008) Time : Three hours Answer ALL Questions PART A (10 2 = 20 Marks) 1. Draw the logic diagram for the Boolean expression NAND gates. ((A + B) C)D using Maximum : 100 Marks

2. 3. 4. 5. 6. 7. 8. 9. 10.

Perform subtraction using 1s complement (11010)2 (10000)2. Perform 9s and 10s compliment subtraction between 18 and 24. Draw the logic diagram for half adder. What is the difference between decoder and demultiplexer? What is programmable logic array? How does it differ from ROM? Write down the difference between sequential and combinational circuits. What is race around condition? What is meant by lockout condition? What are the steps for design of asynchronous sequential circuit?

PART B (5 16 = 80 Marks) 11. (a) Simplify the following Boolean expression using Quine McCluskey method : F =

m (0, 9, 15, 24, 29, 30) + d (8, 11, 31) .

Or

(16)

(b)

(i)

Implement Boolean expression for EXOR gate using NAND and NOR gates. (8) Prove that ( AB + C + D )(C + D )(C + D + E ) = ABC + D . Using 2s complement perform (42)10 (68)10. (4) (4)

(ii) (iii) 12. (a) (i)

Explain the gray code to binary converter with the necessary diagram. (10) Design a half subtractor circuit. Or (6)

(ii)

(b)

With neat diagram complement method.

explain

BCD

subtractor

using 9s and 10s (16)

13.

(a)

Explain with necessary diagram a BCD to 7 segment display decoder. (16) Or

(b)

(i) (ii)

Write the comparison between PROM, PLA, PAL.

(6)

Design a BCD to excess-3 code converter and implement using PLA. (10)

14.

(a)

Design and implement a Mod-5 synchronous counter using JK flip-flop. Draw the timing diagram also. (16) Or

(b)

(i) (ii)

Explain the working of master slave JK flip-flop. Draw the diagram for a 3 bit ripple counter. 2

(10) (6)

T 3027

15.

(a)

(i) (ii)

Design a comparator.

(6)

Design a non sequential ripple counter which will go through the states 3, 4, 5, 7, 8, 9, 10, 3, 4 .................. draw bush diagram also. (10) Or

(b)

(i) (ii)

Design a parity checker. Design a sequential circuit with JK flip-flop.

(6) (10)

0|1

T 3027