Vous êtes sur la page 1sur 4

G.H.RAISONI INSTITUTE OF ENGG.

AND TECHNOLOGY

Dept :- Electronics and E & TC

Subject:- Digital Electronics


Class-SE Electronics and E & TC
Session:-2014-2015
Date :- 18/09/14

Prelim Question Bank


1. Design a Sequence detector to detect the sequence 101 using Mealy machine.
2. Explain i) Rules for state assignments ii) State reduction.
3. Design BCD to Excess -3 code converter using PAL.
4. Explain the difference between PLA and PAL.
5. Design the following multiple output function using PLA.
F1(a,b,c,d) = m(3,7,8,9,11,15) , F2(a,b,c,d )= m(3,4,5,7,10,14,15)
6. Explain the general architecture of CPLD.
7. Explain the different modelling styles in VHDL with suitable example.
8. Write the VHDL code for a negative edge-triggered D flip flop with synchronous
active low reset input.
9. Explain the Syntax of the process statement . What are the statements which can be
used under the process.
10.Write a VHDL code for full subtractor using structural modelling style.
11.Write a VHDL code for 3:8 decoder using case statement.
12. Explain the architecture with different modelling style.
13.Explain the difference between concurrent and sequential statements.
14.Explain loop statement with example.
15.Differentiate between signal and variables.
16.Design a Sequence detector to detect the sequence 110 using JK flip-flop. Use Mealy
machine.

17.What is structural type of modelling ? Explain with example.


18.Differentiate between static and dynamic RAM.
19.Design seven segment decoder using PLA.
20. Reduce the following state diagram.

Subject Teacher
Mrs.S.R.khope

H.O.D
Prof.A.D.BHOI

Unit 3
i)
A) Explain Pipeline Chaining with Example.
B) Compare the Second-Generation Vector Processors cray-1, Cyber-205 and VP-200
in the following aspects.
I) Instruction Set ii)Functional Pipeline iii)Register files and main memory
organisation iv)Vectorization and optimization techniques
v)Strength and Weakness in using the machine .
ii)
A) Draw a Space time Diagram to show the pipeline chaining and
Parallelization ,A(I ) =B(I)*C(I)+D(I) For I=1,2,.N,N+1,2N
B) Give the Architectural Classification of vector processor and explain any one type.
iii) A) Explain characteristics of vector processor .Define these terms
i) Setup Time ii)Flushing Time .
B) Explain the architecture of Cray-1 Supercomputer.

Subject Teacher
S.R.khope

H.O.D
A.D.BHOI

Vous aimerez peut-être aussi