01 Big Picture

EmbeddedSystems
Sandip Kundu
ECE 354 Moritz 2011,
some slides modified from Moritz/Koren/Burleson/Kundu, UMass ; Wolf, Computers as Components, Morgan Kaufman, 2005
ECE 354 Lecture 1 The Big Picture

Whatareembeddedsystems?
Challengesinembedded
computingsystemdesign.
Designmethodologies.
Design methodologies
Sophisticated functionality.
Real-time operation.
operation
Low manufacturing cost.
Low power.
Designed to tight deadlines by
small teams.
Definition
Embeddedsystem:anydevicethatincludesaprogrammable
y
y
p g
computerbutisnotitselfageneralpurposecomputer.
Takeadvantageofapplicationcharacteristicstooptimizethe
design:
dontneedallthegeneralpurposebellsandwhistles.
Embedding a computer: a very simplified view

view
CPU
embedded
computer
output
analog
inp t
input
analog
mem
Examples
Personaldigitalassistant(PDA).
g
(
)
Printer.
Cell phone.
Cellphone.
Automobile:engine,brakes,dash,etc.
Television.
Householdappliances.
More examples
Cellphones,IpodandMP3players,Webcams,Navigation
p
, p
p y ,
,
g
Systems
Routers,Bladeservers,WirelessPCcards
Automobiles,CarAlarms,KeylessEntrySystems
BuildingSecurity,cardswipingsystems
g
y
p g y
EmbeddedMedicalDevices Pacemakers
Characteristics of embedded systems
Sophisticatedfunctionality.
p
y
Realtimeoperation.
Low manufacturing cost.
Lowmanufacturingcost.
Lowpower.
Reliable and secure
Reliableandsecure
Designedtotightdeadlinesbysmallteams.
Functional complexity
Oftenhavetorunsophisticatedalgorithmsormultiple
p
g
p
algorithms.
Cellphone,laserprinter.
Oftenprovidesophisticateduserinterfaces.
Real time operation

Real-time
Mustfinishoperationsbydeadlines.
p
y
Hardrealtime: missingdeadlinecausesfailure.
Softrealtime: missingdeadlineresultsindegradedperformance.
Manysystemsaremultirate:musthandleoperationsat
widelyvaryingrates.
Non functional requirements

Non-functional
Manyembeddedsystemsaremassmarketitemsthatmust
y
y
havelowmanufacturingcosts.
Limitedmemory,microprocessorpower,etc.
Powerconsumptioniscriticalinbatterypowereddevices.
Excessivepowerconsumptionincreasessystemcosteveninwall
powereddevices.
dd i
10
Design teams
Oftendesignedbyasmallteamofdesigners.
g
y
g
Oftenmustmeettightdeadlines.
6monthmarketwindowiscommon.
E.g.,cantmissbacktoschoolwindowforcalculator.
11
Microprocessorsin
EmbeddedSystems
12
Microprocessor alternatives for embedded systems

Ordinarymicroprocessor:CPUplusonchipcacheunits.
y
p
p
p
Microcontroller: includesI/Odevices,onboardmemory.
Digitalsignalprocessor(DSP):
Digital signal processor (DSP): microprocessoroptimizedfor
microprocessor optimized for
digitalsignalprocessing.
Hardcorevs.softcore.
Typicalembeddedwordsizes:8bit,16bit,32bit.
13
Embedded microprocessors
ARM,MIPS,PowerPC,Freescale,8051,X86
,
,
,
,
,
Variouspurposes
Networks MIPS
Mobilephone ARMdominated
Industrial FreescaleColdfire
Security 8051based,Infineon
Highperformance X86,IntelEpic,otherVLIWandsuperscalars
14
Von Neumann CPU Architecture

Memoryholdsdataandinstructions.
y
Centralprocessingunit(CPU)fetchesinstructionsfrom
memory.
SeparationbetweenCPUandmemorydistinguishesprogrammable
computer.
CPUregisters:
CPU
i
programcounter(PC)
generalpurposeregisters
general purpose registers
15
CPU + memory
address
memory
data
200
PC
CPU
200
ADD r5,r1,r3
ADD IR
r5,r1,r3
16
Harvard architecture
address
data memory
data
address
program memory
instructions
CPU
PC
IR
17
RISC vs.
vs CISC
Complexinstructionsetcomputer(CISC):
manyaddressingmodes
mostoperationscanaccessmemory
variablelengthinstructions
variable length instructions
Reducedinstructionsetcomputer(RISC):
onlyload/storecanaccessmemory
fixedlengthinstructions
Instructionsetarchitectures characteristics:
Fixedvs.variablelength.
Fi
d
i bl l th
Addressingmodes.
Numberofoperands.
Typesofoperands.
18
Multiple implementations of an ISA

Instructionsetarchitecturesmayhaveseveral
y
implementations:
varyingclockspeeds;
differentbuswidths;
differentcachesizes;
etc
etc.
19
Pipelining
eexecute
ddecode
fetch
memoryy
m
Executeseveralinstructionssimultaneouslybutatdifferent
y
stages.
Pipelinehazards
Simplethreestagepipe:
20
Soft Core Processors

Aresoft,i.e.specifiedthroughfieldprogrammingjustlike
p
g
p g
gj
programmablelogic
Shippedashardwaredescriptionfiles,whichcanbemappedonto
FPGA e g: Nios 2
FPGA.e.g:Nios2.
Arebundledwithsoftwaredevelopmenttools(compiler,simulator,
etc.)
Off
Offerflexibilityasmicroprocessorparameterscanbetuned
fl ibili
i
b
d
totheapplicationwithtightonchipinterconnectionwith
additionalcircuitry.
y
Designscanbemarketedquickly.Youcantestandvalidate
manydesignsquicklywithoutmakinganyspecificboard;no
solderingandnowiring!
ld i
d
ii !
21
What is Nios 2?
A32bitsoftcoreprocessorfromAltera
p
Comesinthreeflavors:Fast,Standard,Light
ThethreecorestradeFPGAareaandpowerconsumptionfor
The three cores trade FPGA area and power consumption for
speedofexecution.
IsaRISC,HarvardArchitecture:Simpleinstructions,separate
p
p
dataandinstructionmemories.
Has32levelsofinterrupts.
UsestheAvalonBusinterface
ProgramscompiledusingGNUC/C++toolchain.
22
Nios 2 Architecture:
23
Three forms of Nios 2:

NiosII/fTheNiosII/ffastcoreisdesignedforfastperformance.Asa
result,thiscorepresentsthemostconfigurationoptionsallowingyouto
finetunetheprocessorforperformance.
NiosII/s
Nios II/sThe
TheNiosII/s
Nios II/s standard
standard coreisdesignedforsmallsizewhile
core is designed for small size while
maintainingperformance.
NiosII/eTheNiosII/eeconomycoreisdesignedtoachievethe
smallestpossiblecoresize.Asaresult,thiscorehasalimitedfeatureset,
andmanysettingsarenotavailablewhentheNiosII/ecoreisselected.
Allthreeareavailabletoyou!
y
24
Selection in SOPC (System On a Programmable Chip):
25
Why use microprocessors?

Alternatives:randomlogiconafieldprogrammablegate
g
p g
g
arrays(FPGAs),customlogic,etc.
Microprocessorsareoftenveryefficient:canusesamelogic
toperformmanydifferentfunctions.
Microprocessorssimplifythedesignoffamiliesofproducts.
26
The performance paradox

Microprocessorsusemuchmorelogictoimplementa
p
g
p
functionthandoescustomlogic.
Butmicroprocessorsareoftenatleastasfast:
heavilypipelined;
sophisticateddesign largedesignteams;
aggressiveVLSItechnology.
27
Power
Customlogicisaclearwinnerforlowpowerdevices.
g
p
Modernmicroprocessorsofferfeaturestohelpcontrol
powerconsumption.
Softwaredesigntechniquescanhelpreducepower
consumption.
28
DesignAspects
InEmbeddedSystems
29
Challenges in embedded system design

Howmuchhardwaredoweneed?
HowbigistheCPU?Memory?
Howdowemeetourdeadlines?
Fasterhardwareorcleverersoftware?
Howdoweminimizepower?
Turnoffunnecessarylogic?Reducememoryaccesses?
30
Design methodologies
Aprocedurefordesigningasystem.
p
g g y
Understandingyourmethodologyhelpsyouensureyou
didntskipanything.
Compilers,softwareengineeringtools,computeraided
design(CAD)tools,etc.,canbeusedto:
helpautomatemethodologysteps;
keeptrackofthemethodologyitself.
AlteraCADtools:Quartus2,SOPC,Nios2IDE(Integrated
l
l
i
(
d
DevelopmentEnvironment).
31
Design goals
Performance.
Overallspeed,deadlines.
Functionalityanduserinterface.
Manufacturingcost.
Powerconsumption.
p
Otherrequirements(physicalsize,etc.)
32
Levels of abstraction
requirements
i
specification
architecture
componentt
design
system
integration
33
Top down vs.

Top-down
vs bottom
bottom-up
up
Topdowndesign:
p
g
startfrommostabstractdescription;
worktomostdetailed.
Bottomupdesign:
workfromsmallcomponentstobigsystem.
Realdesignusesbothtechniques.
34
Typical CAD design flow:
35
Designing hardware and software components

Mustspendtimearchitectingthesystembeforeyoustart
p
g
y
y
coding.
Somecomponentsarereadymade,somecanbemodified
fromexistingdesigns,othersmustbedesignedfromscratch.
Example:SOPCforHardwaredesignandNios2IDEfor
SoftwareDesign.
36
JTAG - TESTING
JTAG JointTestActionGroup:IEEE1149.1standard
p
entitled:StandardTestAccessPortandBoundaryScan
Architecture fortestaccessportsusedfortestingprinted
circuitboards(andchips)usingboundaryscan.
Currentlyusedalsoforprogrammingembeddeddevices.
MostFPGAsandPLDsareprogrammedviaaJTAGport.
JTAGportscommonlyavailableinICs
B
Boundaryscan,scanchains,mbist,logicbistconnected
d
h i
bi t l i bi t
t d
ChipschainedtogetherwithJtagsignalsandconnectedtomainJTAG
interfaceonPCB
37
SOPC
SystemOnaProgrammableChip ahardwaredevelopmenttool.
Usedforintegratingvarioushardwarecomponentstogetherlike:
Microprocessors,suchastheNiosIIprocessor
Timers
Serialcommunicationinterfaces:UART,SPI
GeneralpurposeI/O
Digitalsignalprocessing(DSP)functions
C
Communicationsperipherals
i i
i h l
Interfacestooffchipdevices
Memorycontrollers
Busesandbridges
Buses and bridges
Applicationspecificstandardproducts(ASSP)
Applicationspecificintegratedcircuits(ASIC)
Processors
GeneratesfilesinVerilogorVHDLwhichcanbeaddedtotheQuartus2project.
38
Example SOPC system:
39
SOPC system having NIOS:
40
41
Summary
Embeddedcomputersareallaroundus.
p
Manysystemshavecomplexembeddedhardwareandsoftware.
Embeddedsystemsposemanydesignchallenges:design
time,deadlines,power,etc.
Designmethodologieshelpusmanagethedesignprocess.
CADtoolslikeSOPCcanreducedesigntime.
42
Whatss Next in Lecture 2?

What
WewillpeekinsideCPU,addressing,assemblylanguagesetc.
p
,
g,
y g g
YouwilllearnaboutI/OsandCaches.
YouwilllearnaboutsomecoolfeaturesofSOPCandNios2
You will learn about some cool features of SOPC and Nios 2
IDE!
43

01 Big Picture

Transféré par

Informations du document

Copyright

Formats disponibles

Partager ce document

Partager ou intégrer le document

Options de partage

Avez-vous trouvé ce document utile ?

Ce contenu est-il inapproprié ?

Droits d'auteur :

Formats disponibles

01 Big Picture

Transféré par

Droits d'auteur :

Formats disponibles

EmbeddedSystems

ECE 354 Moritz 2011,

ECE 354 Lecture 1 The Big Picture

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

Embedding a computer: a very simplified view

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

Characteristics of embedded systems

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

Real time operation

ECE 354 Moritz 2011,

Non functional requirements

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

Microprocessor alternatives for embedded systems

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

Von Neumann CPU Architecture

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

Multiple implementations of an ISA

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

Soft Core Processors

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

Three forms of Nios 2:

ECE 354 Moritz 2011,

Selection in SOPC (System On a Programmable Chip):

ECE 354 Moritz 2011,

Why use microprocessors?

ECE 354 Moritz 2011,

The performance paradox

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

Challenges in embedded system design

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

Top down vs.

ECE 354 Moritz 2011,

Typical CAD design flow:

ECE 354 Moritz 2011,

Designing hardware and software components

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

Example SOPC system:

ECE 354 Moritz 2011,

SOPC system having NIOS:

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

ECE 354 Moritz 2011,

Whatss Next in Lecture 2?

ECE 354 Moritz 2011,

Vous aimerez peut-être aussi