Académique Documents
Professionnel Documents
Culture Documents
CON_BATT
CON_BATT_COIN
VBATT
VBATT
RTC
RTC
DB
NB2_DB.SchDoc
RTC
DAU_TFT
DAU_TFT
CON
USB#
PSU
NB2_PSU.SchDoc
TFT
VCCX_REF
VCCX_REF
CON
CON
CON
5VUSW
5VUSW
INT
USB_INTERFACE
DAU_JTAG
DAU_JTAG
JTAG
USERIO
UIO
CON
HJTAG
HOSTJTAG
DAU_SPI
DAU_SPI
SPI
CAN
CAN
INT
EXT
INT
UBA
AUTO_JTAG_UBA
DAU_CLK
DAU_CLK
CLOCKS
RS232
RS232
UBB#
EXT
INT
UBB
AUTO_JTAG_UBB
DAU_PROG
DAU_PROG
PROGRAM
MOUSE
MOUSE
EXT
INT
NANOTALK
ONE_WIRE_DBID
1W_DBID
ONE_WIRE_DBID
KEYBOARD
KEYBOARD
EXT
PPRT#
MOUSE#
EXT
CON
CON_KEYBOARD
CON_PS2KEYBOARD_MINIDIN6F
INT
TFT_SPI
TFT_SPI
TFT
TFT_SPI
USER_LED
KEYBOARD#
EXT
CON
LEDS
DIPSWITCH
SW_DIP8
DIP
EXT
PPORT_INT
ONE_WIRE_INT
USER_LED
TFT
PPRT
DIPSW
INT
RESET
EXT_PROG
DATA
1W_NBID
ONE_WIRE_NBID
DAU_RESET_SW
INT
PDA_SWITCHES
SW_PDA_DPNOx5
PDA
SW_DB
SW
SW_USER
HOST_LEDS
LED_RED_0603x8
LEDS
HOST_LED
INTHOST
HOST_RESET
HOST_RESET_SPNO
HOST_LED
HOST_RESET_SW
HOST_RESET_SW
CLKPLL
MEMORY
NB2_CommonMemory
I2C
I2C
DBPOWER
MEM
MEM_COMMON
EXT_C
EXT_B
EXT_A
SFLASH
MEM_SERIALFLASH
PB_A
IND_SRAM
SRAM_256Kx32_TSOP44_2
SRAM
SRAM
MEM_SRAM
CON_SD
CON_SD_HIROSE_609_0003_5
SD
PB_B
PBCTRLB
CON_DEBUGA
CON_DEBUG_10WBOXHDRRAM
DEBA
CON
DEBUG_A
CON_DEBUGB
CON_DEBUG_10WBOXHDRRAM
EXTSPI
DEBB
CON
BUZZER
ONE_WIRE_DB_PB
CTRL
EXT
PBPOWER
SPI
ONE_WIRE_DB_PB
AOUT
I2C
AIN
BUZZER
CON_ADCDAC_EXTEND
CON_ADCDAC_HDR14M
ADCDAC
BUZZER
CON_AUDIO
CON_AUDIO_AC99
AUDIO
AUDIO
AOUTA
CON
C
AOUT_PBA
PBB
NB2_PBCON
SD
CON
AUDIO_AMP
AUDIO_AMP_NB2A
EXT_C
EXT_B
EXT_A
PBA
NB2_PBCON
PBCTRLA
AD
ADCDAC
1W_DBPB
SERIAL_FLASH
FLASHSPI_M25PX0
FLASH
ADCDAC
ADCDAC
DAC+ADC_MAX5841+MAX1037
CLKGEN
I2C
MEM
CON_ADCDAC
CON_ADCDAC_SCRSTR10F
INT
CLK_PLL
CLK_ICS307-02_PLL
CLK_PLL
DB_RESET
SW_RESET_SPNO
PPRT
NB_ID
1WB_DS2406_PROTECTED
CON
USER_LEDS
LED_GREEN_0603x8
PPORT
PC_ParallelPort
CON_PC_PPORT
CON_PCPPORT_26WBOXHDRRAM
CON
CON_MOUSE
CON_PS2MOUSE_MINIDIN6F
INT
LCDTFT
TSC_AD7843
TFT#
RS232#
EXT
KEYBOARD
PC_PS2
TALK
CON_RS232
CON_RS232DCE_DB9
MOUSE
PC_PS2
NANOTALK
JTAG_ALTIUM_NANOTALK
TALK#
CAN#
EXT
INT
USER_BOARD_B
JTAG_ALTIUM_AUTO
USERPOWER
CON_CAN
CON_CAN_DB9M
RS232
RS232_MAX3232
TFT_CONTROL
CON
USB
CAN
CAN_MAX3051
EXT
UBA#
CON_LCDTFT
CON_LCD_TX09D50VM1CAA
CON
INT
USER_BOARD_A
JTAG_ALTIUM_AUTO
CON_NANOTALK
CON_NANOTALK_10WHDRRAMx2
CON
EXT
HJTAG#
CON_UBB
CON_USERJTAG_10WBOXHDRRAM
SHIELD
CON_PSU
PWJACK+SWITCH.SchDoc
CON_IO
CON_USER_20WBOXHDRRAMx2
HOSTJTAG
JTAG_ALTIUM_HOST
CON_UBA
CON_USERJTAG_10WBOXHDRRAM
SHIELD
USB_TXRX
USB_CY7C68001-56LFC
CON_HOSTJTAG
CON_HOSTJTAG_10WBOXHDRRAM
FPGA_1
Host_FPGA.SchDoc
RT CLOCK
CLK_DS1391U_RTC
VBATT
CON_USB
CON_USBB_RA
A
DEBUG_B
PB_C
PBSPI
PBCTRLC
MOUNTS
NB2DSK_MOUNTS.SCHDOC
CTRL
EXT
PBPOWER
SPI
ONE_WIRE_DB_PB
AOUT
I2C
AIN
AOUTB
AOUT_PBB
PBC
NB2_PBCON
SPI
CTRL
PBPOWER
EXT
ONE_WIRE_DB_PB
AOUT
I2C
AIN
AIN
AOUT_PBC
AOUTC
CSSPI
AIN
AOUT_HOST
AUDIO_OUT_HOST
AOUT_HOST
AUDIOIF
SPK
CON_NB2_EXTEND_A16
SPK
SPK
SPK
NB2_EXTEND
NB2_EXTEND_A
EXTCTRL
INT
EXTCTRL#
EXT
CTRL
DBPOWER
CSSPI
PBPOWERA
PBPOWERB
PBPOWERC
USERPOWER
Sheet Title
CURR
CURRENT_SENSE.SchDoc
Project Title
Size: A3
NANOBOARD 2 - DESKTOP
NanoBoard NB2DSK01
Assy: D-810-0007
Revision: 08
Date: 29/01/2008
Time: 7:03:02 PM Sheet 1
File: NB2DSK01.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
of 72
8
5V0
PSU_1V2
PSU_MAX1831_1V2
3V3
INPUT
5V0
PSU_1V8
TPS75501_1V8
A
5VUSW
INPUT
1V2
1V8
1.8V /EN
1V2 POWER
3V3
1V8 POWER
C1
220uF 10V
3V3
PSU_2V5
TPS75501_2V5
5V0
INPUT
C3
220uF 10V
C4
220uF 10V
C23_CM
10uF 20V
D1
5V 5W
C24_CM
10uF 20V
PSU_3V3
TPS75501_3V3
INPUT
PROTECTION
INPUT
2V5
C2
220uF 10V
3V3
2.5V /EN
3.3V /EN
2V5 POWER
PSU-7V5
PSU_BZX84C7V5_-7V5
3V3 POWER
PSU_9V0
PSU_LM317_9V0
9V0
-7V5
PSU_VCCX
PSU_LM1084_ADJ
PSU_16V5
PSU_LM2704_16V5
16V5
VCCX_REF
5V0
VCCX_REF
INPUT
-7V5 POWER
9V0 POWER
VCCX POWER
16V5 POWER
1
2
GP1
1x2 HEADER MALE
1
2
1
2
GP2
1x2 HEADER MALE
PWRNET
i
1
2
GP3
1x2 HEADER MALE
PWRNET
i
PWRNET
i
NT2
1
GP4
1x2 HEADER MALE
5V0
AGND
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:02 PM Sheet 2
File: NB2_PSU.SchDoc
1
of 72
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
B
D2
200mA 30V
C1
1uF 25V
D1
35mA 7.5V
C2
1uF 25V
R1
4K7 1%
TP1
-7V5
AC16V
C3
0.1uF 16V
-7V5
C4
1uF 25V
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:03 PM Sheet 3
File: PSU_BZX84C7V5_-7V5.SchDoc
1
of 72
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
1V2
L1
2.2uH 9A 6.8mR
R1
33R 1%
R2
2K7 1%
PWMVCCA
INPUT
PWRNET
i
TP1
1V2
FBK
B
C1
470pF 50V
C2
10uF 10V
1
2
3
4
5
6
7
8
C3
22uF 10V
LX
IN
LX
IN
SHDN
COMP
TOFF
FB
LX
PGND
LX
PGND
VCC
FBSEL
REF
AGND
U1
MAX1831EEE
C8
10uF 10V
AGND
R4
100K 1%
AGND
R3
27K 1%
16
15
14
13
12
11
10
9
C4
10uF 10V
C7
1uF 25V
AGND AGND
AGND
Project Title
Size:
A4
AGND
Revision: 08
Date: 29/01/2008
Time: 7:03:03 PM Sheet 4
File: PSU_MAX1831_1V2.SchDoc
2
C6
220uF 10V
R5
2K7 1%
Sheet Title
C5
22uF 10V
of 72
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
D1
1.8V Output
3A 40V
TP1
1V8
1V8
PWRNET
i
1V8
B
INPUT
IN
EN
OUT
FB
R1
10K 1%
1.8V /EN
GND
U1
TPS75501KTTT
C1
10uF 20V
C2
1uF 25V
R3
R2
330R 1%
REF_1V8
C3
10uF 20V
C4
220uF 10V
22K 1%
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:03 PM Sheet 5
File: TPS75501_1V8.SchDoc
1
of 72
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
D1
2.5V Output
3A 40V
TP1
2V5
2V5
PWRNET
i
2V5
B
INPUT
IN
EN
OUT
FB
4
5
R1
22K 1%
2.5V /EN
GND
U1
TPS75501KTTT
C1
10uF 20V
C2
1uF 25V
R3
R2
1K 1%
REF_2V5
C3
10uF 20V
C4
220uF 10V
22K 1%
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:03 PM Sheet 6
File: TPS75501_2V5.SchDoc
1
of 72
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
D1
3.3V Output
3A 40V
TP1
3V3
3V3
PWRNET
i
3V3
B
INPUT
IN
EN
OUT
FB
4
5
3.3V /EN
GND
TPS75501KTTT
U1
C1
10uF 20V
C2
1uF 25V
R3
R1
22K 1%
R2
3K3 1%
REF_3V3
C3
10uF 20V
C4
220uF 10V
15K 1%
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:03 PM Sheet 7
File: TPS75501_3V3.SchDoc
1
of 72
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
TP1
9V0
16V5
9V0
U1
VRG-100mA-1.2V-37V-4%-75102
B
OUT
OUT
NC
OUT
NC
OUT
ADJ
2
3
6
7
R1
220R 1%
5
8
IN
C1
10uF 20V
C3
10uF 20V
C2
0.1uF 16V
R2
2K7 1%
R3
2K7 1%
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:03 PM Sheet 8
File: PSU_LM317_9V0.SchDoc
1
of 72
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
5V0
AC16V
16V5
TP1
16V5
L1
10uH 2.3A 70mR
D1
3A 40V
C4
10uF 10V
SW
GND
C3
0.1uF 16V
SHDN
FB
R1
100K 1%
C1
1uF 25V
C5
10uF 20V
C2
10uF 20V
Vin
B
5
U1
LM2704MF-ADJCT-ND
R2
8K2 1%
R3
680K 1%
C6
1uF 25V
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:03 PM Sheet 9
File: PSU_LM2704_16V5.SchDoc
1
of 72
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
D1
3A 40V
TP1
VCCX
VCCX
PWRNET
i
VCCX
B
U1
LM1084IS-ADJ
3
IN
OUT
(Daughter BD Dependent)
VCCX_REF
C1
10uF 20V
INPUT
VCCX_REF
R1
120R 1%
C2
10uF 20V
R2
47R 1%
R3
5R6 1%
C3
220uF 10V
C4
10uF 10V
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:03 PM Sheet 10 of 72
File: PSU_LM1084_ADJ.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
5VUSW
TP2
5V0
J11
B
F1
1
3
2
MF-SM300-2
PWRNET
i
5V0
3
PWRNET
i
S1
S2
POWERJACK 3 HEADER
SW8
SPDT SUB
1
3
2
J1OUT
POWERJACK 3 HEADER
J12
C
1
3
2
POWERJACK 3 HEADER
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:03 PM Sheet 11 of 72
File: PWJACK+SWITCH.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
9V0
RS+
RS-
VCC
OUT
GND
RS+
RS-
3
2
1
VCC
OUT
GND
C3CS
MAX4372
PBPOWERA
4
R22_CS
0R047 1% 5
RS-
3
2
1
VCC
OUT
GND
OUTA3
PBPOWERB
MAX4372
C4CS
U4
0.1uF 16V
3V3
RS+
RS-
3
2
1
VCC
OUT
GND
R29_CS
0R047 1% 5
R24_CS
0R047 1% 5
RS+
RS-
VCC
OUT
GND
VCC
OUT
GND
4
R30_CS
0R047 1% 5
RS+
RS-
R31_CS
0R047 1% 5
RS-
4
R35_CS
0R047 1% 5
C13CS
CSGND
0.1uF 16V
RS+
VCC
OUT
GND
RS-
3
2
1
OUTC3
C14CS
CSGND
0.1uF 16V
RS+
VCC
OUT
GND
RS-
3
2
1
OUTC4
C15CS
MAX4372
5V0
4
R36_CS
0R047 1% 5
OUTB5
CSGND
U19
MAX4372
MAX4372
OUTC2
U18
CSGND
3
2
1
VCC
OUT
GND
RS-
MAX4372
0.1uF 16V
VCC
OUT
GND
RS+
3V3
C10CS
U12
OUTA5
R34_CS
0R047 1% 5
OUTB4
MAX4372
RS+
CSGND
5V0
4
PBPOWERC
C9CS
3
2
1
CSGND
0.1uF 16V
3
2
1
U17
1V2
1V8
2V5
3V3
5V0
0.1uF 16V
VCC
OUT
GND
C12CS
MAX4372
OUTB3
U11
0.1uF 16V
3
2
1
RS-
MAX4372
CSGND
U5
4
RS+
RS-
0.1uF 16V
OUTC1
3
2
1
2V5
PBPOWER
0.1uF 16V
3V3
C5CS
5V0
R33_CS
0R047 1% 5
C8CS
3
2
1
VCC
OUT
GND
U16
OUTB2
CSGND
RS+
MAX4372
CSGND
4
OUTA4
MAX4372
VCC
OUT
GND
C11CS
1V8
4
U10
1V2
1V8
2V5
3V3
5V0
CSGND
4
R23_CS
0R047 1% 5
RS-
R32_CS
0R047 1% 5
0.1uF 16V
2V5
PBPOWER
0.1uF 16V
RS+
RS+
CSGND
MAX4372
CSGND
U3
1V2
1V8
2V5
3V3
5V0
R28_CS
0R047 1% 5
9V0
U15
C7CS
3
2
1
1V2
0.1uF 16V
OUTB1
3
2
1
U9
4
OUTA2
2V5
RS-
VCC
OUT
GND
1V8
0.1uF 16V
U2
RS+
MAX4372
CSGND
1V8
PBPOWER
R27_CS
0R047 1% 5
C2CS
MAX4372
4
R21_CS
0R047 1% 5
CSGND
U8
0.1uF 16V
OUTA1
3
2
1
C6CS
1V2
CSGND
U1
R20_CS
0R047 1% 5
9V0
C1CS
1V2
4
RS+
VCC
OUT
GND
RS-
0.1uF 16V
3
2
1
OUTC5
MAX4372
CSGND
CSGND
CSGND
For 0R047 current sense resistor:
9V0
R25_CS
0R047 1% 5
DBPOWER
RS+
RS-
3
2
1
VCC
OUT
GND
OUTDB1
C17CS
CSGND
5V0
4
R26_CS
0R047 1% 5
USERPOWER
0.1uF 16V
U7
RS+
RS-
3
2
1
VCC
OUT
GND
R37_CS
0R047 1% 5
USERPOWER
AIN
AOUT
BIN
BOUT
RS+
RS-
VCC
OUT
GND
3
2
1
C19CS
GND
0.1uF 16V
U21
R38_CS
0R047 1% 5
OUTDB2
MAX4372
RS+
RS-
OUTUHA
MAX4372
4
0.1uF 16V
U20
4
MAX4372
3V3
5V0
GND
0.1uF 16V
U6
4
C18CS
CSGND
3V3
DBPOWER
9V0
C16CS
VCC
OUT
GND
3
2
1
OUTUHB
1
MAX4372
CSGND
GND
GND
U13
2V5
5V0
R5_CS
10K 1%
3V3
R7_CS
10K 1%
2V5d
R6_CS
10K 1%
1V2
R9_CS
10K 1%
5V0d
C20CS
0.1uF 16V
R8_CS
2K7 1%
1V8
R14_CS
2K7 1%
3V3d
C21CS
0.1uF 16V
R10_CS
10K 1%
R13_CS
2K7 1%
1V2d
C22CS
0.1uF 16V
OUTA1
OUTA2
OUTA3
OUTA4
OUTA5
OUTB1
OUTB2
OUTB3
OUTB4
OUTB5
OUTDB2
OUTDB1
C23CS
0.1uF 16V
1V8d
C24CS
0.1uF 16V
1
2
3
4
5
6
7
8
9
10
11
12
3V3
AN0 VDD
AN1
AN2 EOC
AN3
AN4 REF+
AN5
AN6 DOUT
AN7 DIN
AN8
CS
AN9 SCLK
AN10
AN11 GND
15
20
13
19
18
17
16
U14
C1_CS
OUTC4
OUTC2
OUTC3
OUTC1
OUTC5
OUTUHA
OUTUHB
1V2d
1V8d
2V5d
3V3d
5V0d
0.1uF 16V
C26_CS
0.1uF 16V
CSGND
14
MAX1229
1
2
3
4
5
6
7
8
9
10
11
12
AN0 VDD
AN1
AN2 EOC
AN3
AN4 REF+
AN5
AN6 DOUT
AN7 DIN
AN8
CS
AN9 SCLK
AN10
AN11 GND
3V3
15
CSGND
CSGND
CSGND
CSGND
CSGND
C2_CS
0.1uF 16V
C25_CS
20
13
0.1uF 16V
19
18
17
16
CS_SPI
CSGND
14
MAX1229
CSGND
2
NT1_CS
CSGND
CSGND
CS1
CS2
DOUT1
DOUT2
DIN1
DIN2
SCLK1
SCLK2
EOC1
EOC2
CSSPI
Sheet Title
Project Title
Size: A3
Revision: 08
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
Date: 29/01/2008
Time: 7:03:03 PM Sheet 12 of 72
File: CURRENT_SENSE.SchDoc
1
DEBUG_A
D[7..0]
DEBUG_HDRA[7..0]
DAUGHTER BD JTAG
DBHDR
DEBUG_B
D[7..0]
DEBUG_HDRB[7..0]
HARD
DAU_JTAG
System Clocks
Current Sense
CLK_FIXED
CLK_PROG
CLKGEN_SCLK
CLKGEN_DIN
CLKGEN_CS_N
REF_CLK
FPGA_CLK
TP1
REF CLK
CSSPI
TP2
FPGA CLK
CS1
CS2
DOUT1
DOUT2
DIN1
DIN2
SCLK1
SCLK2
EOC1
EOC2
CSSPI_CS1
CSSPI_CS2
CSSPI_DOUT
CSSPI_DOUT2
CSSPI_DIN
CSSPI_DIN2
CSSPI_SCLK
CSSPI_SCLK2
CSSPI_EOC1
CSSPI_EOC2
FPGA_DIN
FPGA_DONE
FPGA_INSTALLED
FPGA_ID[3..0]
DIN
DONE
INSTALLED
ID[3..0]
DAUGHTER BD PROGRAM
DAU_PROG
Host Reset
FPGA_CCLK
FPGA_PROGRAM
FPGA_M[2..0]
FPGA_INIT
CCLK
PROGRAM
M[2..0]
INIT
HOST_RESET_SW
Status LEDs
HOST_LED
FPGA_PRGSETUP_1
FPGA_PRGSETUP.SchDoc
HOST_HARD_TDI
HOST_HARD_TCK
HOST_HARD_TMS
FLASH_DONE
FLASH_CLK
HOST_TDO_TO_CF_TDI
FLASH_PROG
HOST_HARD_TDI
HOST_HARD_TMS
HOST_HARD_TCK
DAU_CLK
MASTER
NANOTALK
SLAVE
TDI
TDO
TCK
TMS
MODE
CNCT
INIT
DIN
TDI
TDO
TCK
TMS
MODE
CNCT
MASTER_TDI
MASTER_TDO
MASTER_TCK
MASTER_TMS
MASTER_MODE
MASTER_CNCT
AUTO_TMS_SOFT3
HUSB_FLAGA
HUSB_D7
FPGA_ID3
SW_DB1
MASTER_TCK
HUSB_D6
HUSB_D5
SW_DB3
FPGA_ID2
SW_DB2
HUSB_D4
HUSB_D3
FPGA_ID1
HUSB_D2
HUSB_D1
FPGA_ID0
HUSB_D0
DAU_SPI_DOUT
CLK_ENC
HUSB_IFCLK
AUTO_JTAG_UBA
ID
PIO[1..2]
1W
AUTO_TDI_SOFT2
AUTO_TDO_SOFT2
AUTO_TCK_SOFT2
AUTO_TMS_SOFT2
BUS_NOE
BUS_NWE
BUS_NBE[3..0]
BUS_SRAM_NCS
BUS_FLASH_NCS
BUS_SDRAM_NCS
CLK_ENA
CLK_EXTA[2..0]
MEM_COMMON
BUS_SDRAM_CKE
BUS_SDRAM_CLK
BUS_SDRAM_NCAS
BUS_SDRAM_NRAS
ONE_WIRE_PB_ID_A
ONE_WIRE_PIOA[1..2]
PB_SPAREA[1..4]
EXTSPI_CSA_N[1..0]
SPARE[1..4]
SPI_CS_N[1..0]
BUS_FLASH_NRESET
BUS_FLASH_NBUSY
PB B - Control
HARD
TDI
TDO
TCK
TMS
SOFT
TDI
TDO
TCK
TMS
PBCTRL
JTAG
LineOut_HostR
LineOut_HostL
PB_B
CLK
EN
CLK[2..0]
1W
ID
PIO[1..2]
SW_USER[4..0]
D[4..0]
AUTO_TDI_HARD3
AUTO_TDO_HARD3
AUTO_TCK_HARD3
AUTO_TMS_HARD3
SOFT
AUTO_TDI_HARD0
AUTO_TDO_HARD0
AUTO_TCK_HARD0
AUTO_TMS_HARD0
TDI
TDO
TCK
TMS
PPRT
D[7..0]
STROBE
AUTO_TDI_SOFT0
AUTO_TDO_SOFT0
AUTO_TCK_SOFT0
AUTO_TMS_SOFT0
TDI
TDO
TCK
TMS
SELECTIN
PE
BUSY
ACK
AUTOFD
ERROR
INIT
SELECT
PLUG
AUTO_JTAG0
PP_SELECT_IN
PP_PE
PP_BUSY
PP_ACK
AUDIOIF
CS1_N
CS2_N
SCK1
1WIRE
DIN1
DIN2
SCK2
LED_CS1_N
LED_CS2_N
LED_SCK1
AUD_1WIRE
LED_DIN1
LED_DIN2
LED_SCK2
HARD
AUTO_JTAG_UBB
SOFT
AUTO_TDI_HARD1
AUTO_TDO_HARD1
AUTO_TCK_HARD1
AUTO_TMS_HARD1
TDI
TDO
TCK
TMS
HARD
PBCTRL
PP_AUTOFD
PP_ERROR
PP_INIT
PP_SELECT
PP_PLUG
JTAG
PB_C
SOFT
EN
CLK[2..0]
CLK
TDI
TDO
TCK
TMS
TFT
TFT_SPI
A14
B14
C14
D14
E14
F14
G14
H14
A15
B15
C15
E15
F15
G15
H15
A16
B16
D16
E16
F16
G16
H16
A17
B17
C17
D17
E17
F17
G17
B18
C18
D18
E18
F18
G18
A19
B19
C19
D19
E19
F19
G19
A20
B20
D20
E20
F20
A21
B21
C21
D21
B22
C22
E21
F21
A22
B23
C23
D22
E22
A23
HUSB_FLAGD_CS_N
UGCLK3
UGCLK2
AUTO_TMS_HARD4
PP_D4
HOST_SOFT_TDI
AUTO_TDI_SOFT4
HOST_SOFT_TDO
HUSB_D8
HUSB_D9
PB_SPAREA4
PP_PLUG
AUTO_TCK_HARD4
PP_D3
HUSB_D10
HUSB_D11
PB_SPAREA2
PP_D2
LED_DIN2
AUTO_TDI_HARD4
HUSB_D12
HUSB_D13
PB_SPAREB2
PB_SPAREB1
PP_SELECT
LED_SCK2
AUTO_TDO_HARD4
HUSB_D14
PB_SPAREB3
PB_SPAREB4
PP_D1
LED_CS2_N
AUTO_TDO_HARD2
HUSB_D15
HUSB_RD_N
PB_SPAREC1
PB_SPAREC2
PP_INIT
LED_CS1_N
AUTO_TDI_HARD2
HUSB_WR_N
FLASH_DOUT
PP_ERROR
LED_SCK1
HUSB_RESET_N
FLASH2_CS_N
FLASH1_CS_N
PB_SPAREA3
PP_D0
LED_DIN1
PB_SPAREA1
PB_SPAREC3
FLASH_SCLK
FLASH_DIN
PP_AUTOFD
U1D
XC3S1500-4FG676C
IO_L01N_2/VRP_2
IO_L01P_2/VRN_2
IO_L02N_2
IO_L02P_2
IO_L03P_2
IO_L03N_2/VREF_2
IO_L05N_2
IO_L05P_2
NC
IO_L06N_2
IO_L06P_2
IO_L07N_2
IO_L07P_2
IO_L08N_2
IO_L08P_2
IO_L09N_2/VREF_2
IO_L09P_2
IO_L10N_2
IO_L10P_2
IO_L14N_2
IO_L14P_2
IO_L16N_2
IO_L16P_2
IO_L17P_2/VREF_2
IO_L17N_2
IO_L19N_2
IO_L19P_2
IO_L20N_2
IO_L20P_2
IO_L21N_2
IO_L21P_2
IO_L22N_2
IO_L22P_2
IO_L23P_2
IO_L23N_2/VREF_2
IO_L24N_2
IO_L24P_2
IO_L26N_2
IO_L26P_2
IO_L27N_2
IO_L27P_2
IO_L28N_2
IO_L28P_2
IO_L29N_2
IO_L29P_2
IO_L31N_2
IO_L31P_2
IO_L32N_2
IO_L32P_2
IO_L33P_2
IO_L33N_2
IO_L34P_2
IO_L34N_2/VREF_2
IO_L35N_2
IO_L35P_2
IO_L38N_2
IO_L38P_2
IO_L39N_2
IO_L39P_2
IO_L40N_2
IO_L40P_2/VREF_2
C25
C26
E23
E24
D26
D25
E25
E26
F22
G20
G21
F23
F24
G22
G23
F25
F26
G25
G26
H20
H21
H22
J21
H24
H23
H25
H26
J20
K20
J22
J23
J24
J25
K22
K21
K23
K24
K25
K26
L19
L20
L21
L22
L25
L26
M19
M20
M21
M22
M24
L23
M26
M25
N19
N20
N21
N22
N23
N24
N25
N26
SRAM_NBE1
SRAM_NBE0
SRAM_A18
SRAM_A14
SRAM_D14
SRAM_D15
SRAM_D13
SRAM_D12
AUTO_TCK_HARD2
SLAVE_CNCT
SRAM_A13
SRAM_A12
PP_STROBE
SRAM_A11
SRAM_D11
SRAM_D10
SRAM_D9
SRAM_D8
AUTO_TMS_HARD2
SLAVE_MODE
SLAVE_TMS
SRAM_A1
SRAM_A10
SRAM_D7
SRAM_D6
AUTO_TDI_SOFT2
AUTO_TDO_SOFT2
RTC_CS_N
SRAM_A0
SRAM_A2
SRAM_D5
RTC_SCLK
SLAVE_TCK
SRAM_A4
SRAM_A3
SRAM_D4
SRAM_D3
SRAM_A5
AUTO_TCK_SOFT2
SLAVE_TDI
RTC_DOUT
SRAM_D2
SRAM_D1
RTC_RST_N
AUTO_TMS_SOFT2
SLAVE_TDO
RTC_DIN
SRAM_NWE
SRAM_NCS
SRAM_NBE2
SRAM_D0
DEBUG_HDRA6
AUTO_JTAG2
DEBUG_HDRA7
SW_USER4
SRAM_A7
SRAM_A6
SRAM_NBE3
SRAM_D31
BUS_NOE
BUS_NWE
BUS_NBE[3..0]
BUS_SRAM_NCS
BUS_FLASH_NCS
BUS_SDRAM_NCS
BUS_SDRAM_CKE
BUS_SDRAM_CLK
BUS_SDRAM_NCAS
BUS_SDRAM_NRAS
BUS_FLASH_NRESET
BUS_FLASH_NBUSY
CLK_ENB
CLK_EXTB[2..0]
SDRAM_FEEDBACK1 NT8
ONE_WIRE_PB_ID_B
ONE_WIRE_PIOB[1..2]
NOTE:
SRAM_A[18..0]
SRAM_D[31..0]
SRAM_NCS
SRAM_NWE
SRAM_NOE
SRAM_NBE[3..0]
FLASH2_CS_N
FLASH_DIN
FLASH_DOUT
FLASH_SCLK
FLASH1_CS_N
2 BUS_SDRAM_CLK
We use seperate lines for SCLK, DIN, DOUT even though they could be common because they are
tristates controlled by thechip-selects.
This makes the board routing easier (and we have enough pins) since the targets are all in different
physical locations.
TDI
TDO
TCK
TMS
TDI
TDO
TCK
TMS
AUTO_TDI_HARD4
AUTO_TDO_HARD4
AUTO_TCK_HARD4
AUTO_TMS_HARD4
RTC - SPI
AUTO_TDI_SOFT4
AUTO_TDO_SOFT4
AUTO_TCK_SOFT4
AUTO_TMS_SOFT4
DOUT
DIN
SCLK
EXTSPI
EXTSPI_DOUT
EXTSPI_DIN
EXTSPI_SCLK
RTC
CS_N
SCLK
DOUT
DIN
RST_N
RTC
RTC_CS_N
RTC_SCLK
RTC_DOUT
RTC_DIN
RTC_RST_N
AUTO_JTAG4
HOST JTAG
CLK_ENC
CLK_EXTC[2..0]
ONE_WIRE_PB_ID_C
ONE_WIRE_PIOC[1..2]
HARD
TDI
TMS
TCK
TDO
SOFT
TMS
TCK
TDI
TDO
HOSTJTAG
PB_SPAREC[1..4]
EXTSPI_CSC_N[1..0]
TFT
HOST_HARD_TDI
HOST_HARD_TMS
HOST_HARD_TCK
HOST_HARD_TDO
HOST_SOFT_TMS
HOST_SOFT_TCK
HOST_SOFT_TDI
HOST_SOFT_TDO
TFT_SPI
AUTO_JTAG1
BANK 3
U1C
XC3S1500-4FG676C
IO
IO_L32N_1/GCLK5
IO_L32P_1/GCLK4
IO_L31N_1/VREF_1
IO_L31P_1
IO
IO_L30N_1
IO_L30P_1
IO_L29N_1
IO_L29P_1
IO/VREF_1
IO_L28N_1
IO_L28P_1
IO_L27N_1
IO_L27P_1
IO_L26N_1
IO_L26P_1
IO
IO_L25N_1
IO_L25P_1
IO_L24N_1
IO_L24P_1
IO_L23N_1
IO_L23P_1
IO/VREF_1
IO_L22N_1
IO_L22P_1
IO_L19N_1
IO_L19P_1
IO_L18N_1
IO_L18P_1
IO/VREF_1
IO
IO_L16N_1
IO_L16P_1
IO_L15N_1
IO_L15P_1
IO_L12N_1
IO_L12P_1
IO_L11N_1
IO_L11P_1
IO
IO_L10N_1/VREF_1
IO_L10P_1
IO_L09N_1
IO_L09P_1
IO
IO_L08N_1
IO_L08P_1
IO_L07N_1
IO_L07P_1
IO_L06N_1/VREF_1
IO_L06P_1
IO_L05N_1
IO_L05P_1
IO
IO_L04N_1
IO_L04P_1
IO_L01N_1/VRP_1
IO_L01P_1/VRN_1
IO
ID
PIO[1..2]
1W
SPARE[1..4]
SPI_CS_N[1..0]
FLASH2_CS_N
DIN
DOUT
SCLK
FLASH1_CS_N
MEM_SERIALFLASH
AUTO_JTAG3
DETECT
AUTO_TDI_SOFT1
AUTO_TDO_SOFT1
AUTO_TCK_SOFT1
AUTO_TMS_SOFT1
BUS_A[24..1]
BUS_D[31..0]
These will ultimately be commoned inside the FPGA because the SPI state machine, controlled by the
host and the daughter-board, assumes single DOUT, DIN
PB C - Control
PP_D[7..0]
PP_STROBE
A[18..0]
D[31..0]
NCS
NWE
NOE
NBE[3..0]
MEM_SRAM
AUTO_TDI_SOFT3
AUTO_TDO_SOFT3
AUTO_TCK_SOFT3
AUTO_TMS_SOFT3
PB_SPAREB[1..4]
EXTSPI_CSB_N[1..0]
SPARE[1..4]
SPI_CS_N[1..0]
SW_DB[4..0]
AUDIOIF
BANK 2
BANK 1
BANK 0
C
D[4..0]
PARALLEL PORT
DETECT
U1B
XC3S1500-4FG676C
AUD_1WIRE
PP_D5
HOST_SOFT_TMS
AUTO_TDO_SOFT4
HUSB_PKTEND
HUSB_FIFOADR1
CSSPI_CS1
PP_D7
MASTER_CNCT
HOST_SOFT_TCK
AUTO_TCK_SOFT4
PP_D6
HUSB_FIFOADR0
HUSB_FIFOADR2
CSSPI_EOC1
PP_ACK
MASTER_TDO
AUTO_TMS_SOFT4
SW_DB4
HUSB_SLOE
HUSB_INT_N
ONE_WIRE_PIOA1
ONE_WIRE_PIOA2
PP_BUSY
MASTER_TDI
AUTO_JTAG4
HUSB_READY
ONE_WIRE_PIOB1
ONE_WIRE_PIOB2
PP_PE
MASTER_TMS
AUTO_JTAG3
HUSB_FLAGC
HUSB_FLAGB
LINEOUT_HOSTR
LINEOUT_HOSTL
PP_SELECT_IN
EN
CLK[2..0]
CLK
SW5
DAU_TFT
UGCLK1
UGCLK0
DETECT
PB_A
AUTO_JTAG2
DETECT
R
L
SW_DB
DETECT
A13
B13
C13
D13
E13
F13
G13
A12
B12
C12
E12
F12
H13
G12
H12
A11
B11
D11
E11
F11
G11
H11
A10
B10
C10
D10
E10
F10
G10
B9
C9
D9
E9
F9
G9
A8
B8
C8
D8
E8
F8
G8
A7
B7
D7
E7
F7
A6
B6
C6
D6
E6
A5
B5
C5
A4
B4
C4
A3
D5
E5
B3
JTAG
AUTO_TDI_HARD2
AUTO_TDO_HARD2
AUTO_TCK_HARD2
AUTO_TMS_HARD2
CONFIG_XCF
SLAVE_TDI
SLAVE_TDO
SLAVE_TCK
SLAVE_TMS
SLAVE_MODE
SLAVE_CNCT
U1A
XC3S1500-4FG676C
SOFT
TDI
TDO
TCK
TMS
PBCTRL
DAU_FPGA_CLK1
R1_HOST
5R6 1%
HARD
NANOTALK
TDI
TDO
TCK
TMS
FPGA_CONFIGFLASH_1
XCF08PFS48C_FLASH
TMS
TCK
TDO
HARD
SW5
SW_USER
FPGA_CLK1
PROG
TDI
CLK
DONE
HOST_INIT
HOST_DIN
REF_CLK
FPGA_CLK
REF_CLK
FPGA_CLK
PB A - Control
SD_DAT[3..0]
SD_CMD
SD_CLK
SD_DETECT
SD_PROTECT
DELTA-SIGMAL AUDIO
AUDIO_OUT_HOST
DAUGHTER BD CLOCKS
CONFIG_XCF
HOST_HARD_TDO
SD
DAU_SPI_MODE
DAU_SPI_SEL
DAU_SPI_CLK
DAU_SPI_DIN
DAU_SPI_DOUT
MODE
SEL
CLK
DIN
DOUT
DAU_SPI
HOST_LED[7..0]
DAT[3..0]
CMD
CLK
DETECT
PROTECT
SD Card
FPGA SUPPORT
IO_L32P_0/GCLK6
IO_L32N_0/GCLK7
IO_L31P_0/VREF_0
IO_L31N_0
IO
IO_L30P_0
IO_L30N_0
IO_L29P_0
IO_L29N_0
IO
IO_L28P_0
IO_L28N_0
IO_L27P_0
IO_L27N_0
IO
IO_L26P_0/VREF_0
IO_L26N_0
IO_L25P_0
IO_L25N_0
IO_L24P_0
IO_L24N_0
IO
IO_L23P_0
IO_L23N_0
IO_L22P_0
IO_L22N_0
IO_L19P_0
IO_L19N_0
IO/VREF_0
IO_L18P_0
IO_L18N_0
IO_L17P_0
IO_L17N_0
IO_L16P_0
IO_L16N_0
IO_L15P_0
IO_L15N_0
IO
IO_L12P_0
IO_L12N_0
IO_L11P_0
IO_L11N_0
IO_L10P_0
IO_L10N_0
IO_L09P_0
IO_L09N_0
IO/VREF_0
IO
IO_L08P_0
IO_L08N_0
IO_L07P_0
IO_L07N_0
IO
IO_L06P_0
IO_L06N_0
IO_L05P_0/VREF_0
IO_L05N_0
IO
IO
IO_L01P_0/VRN_0
IO_L01N_0/VRP_0
IO/VREF_0
L[7..0]
FPGA_PROG_PWR_ON
FPGA_PROG_CLK
PROG_PWR_ON
PROG_CLK
LED8
DAU_TFT
U1E
XC3S1500-4FG676C
P26 SRAM_D30
P25 SRAM_D29
P24 SRAM_A9
P23 SRAM_A8
P22 SW_USER3
P21 DEBUG_HDRA4
P20
P19 DEBUG_HDRA5
R26 SRAM_D28
R25 SRAM_D27
R24 SRAM_A16
T23 SRAM_A15
R22 SW_USER1
R21 DEBUG_HDRA3
R20
R19 SW_USER2
T26 SRAM_D26
T25 SRAM_D25
T22 SW_USER0
T21 DEBUG_HDRA2
T20
T19 SRAM_A17
U26 SRAM_D24
U25 SRAM_D23
U24 BUS_A23
U23 SRAM_NOE
U22
U21 DEBUG_HDRA1
V25 SRAM_D22
V24 BUS_A24
V23 BUS_FLASH_NRESET
V22
U20
V20
W26 SRAM_D21
W25 SRAM_D20
W24 BUS_A22
W23 BUS_A20
V21 DEBUG_HDRA0
W22
Y26 SRAM_D19
Y25 SRAM_D18
W21 DEBUG_HDRB0
W20
AA26 SRAM_D17
AA25 SRAM_D16
Y23 BUS_FLASH_NCS
Y22 BUS_A1
AA24 BUS_A21
AA23 BUS_FLASH_NBUSY
AB26 BUS_D0
AB25 BUS_D1
Y21 DEBUG_HDRB1
Y20
AC26 BUS_D2
AC25 BUS_D3
AB24 BUS_D15
AB23 BUS_D13
AA22 BUS_D5
AA21 DEBUG_HDRB2
IO_L40N_3/VREF_3
IO_L40P_3
IO_L39N_3
IO_L39P_3
IO_L38N_3
IO_L38P_3
IO_L35N_3
IO_L35P_3
IO_L34N_3
IO_L34P_3/VREF_3
IO_L33N_3
IO_L33P_3
IO_L32N_3
IO_L32P_3
IO_L31N_3
IO_L31P_3
IO_L29N_3
IO_L29P_3
IO_L28N_3
IO_L28P_3
IO_L27N_3
IO_L27P_3
IO_L26N_3
IO_L26P_3
IO_L24N_3
IO_L24P_3
IO_L23N_3
IO_L23P_3/VREF_3
IO_L22N_3
IO_L22P_3
IO_L21N_3
IO_L21P_3
IO_L20N_3
IO_L20P_3
IO_L19N_3
IO_L19P_3
IO_L17N_3
IO_L17P_3/VREF_3
IO_L16N_3
IO_L16P_3
IO_L14N_3
IO_L14P_3
IO_L10N_3
IO_L10P_3
IO_L09N_3
IO_L09P_3/VREF_3
IO_L08N_3
IO_L08P_3
IO_L07N_3
IO_L07P_3
IO_L06N_3
IO_L06P_3
IO_L05N_3
IO_L05P_3
IO_L03N_3
IO_L03P_3
IO_L02N_3/VREF_3
IO_L02P_3
IO_L01N_3/VRP_3
IO_L01P_3/VRN_3
IO_L32P_4/GCLK0
IO_L32N_4/GCLK1
IO_L31P_4/DOUT/BUSY
IO_L31N_4/INIT_B
IO/VREF_4
IO_L30P_4/D3
IO_L30N_4/D2
IO_L29P_4
IO_L29N_4
IO
IO_L28P_4
IO_L28N_4
IO_L27P_4/D1
IO_L27N_4/DIN/D0
IO
IO_L26P_4/VREF_4
IO_L26N_4
IO_L25P_4
IO_L25N_4
IO_L24P_4
IO_L24N_4
IO
IO_L23P_4
IO_L23N_4
IO_L22N_4/VREF_4
IO_L22P_4
IO_L19N_4
IO_L19P_4
IO/VREF_4
IO_L18P_4
IO_L18N_4
IO_L17P_4
IO_L17N_4
IO_L16P_4
IO_L16N_4
IO_L15P_4
IO_L15N_4
IO
IO_L12P_4
IO_L12N_4
IO_L11P_4
IO_L11N_4
IO_L10P_4
IO_L10N_4
IO_L09P_4
IO_L09N_4
IO
IO
IO_L08P_4
IO_L08N_4
IO_L07P_4
IO_L07N_4
IO
IO_L06P_4
IO_L06N_4/VREF_4
IO_L05P_4
IO_L05N_4
IO
IO_L04P_4
IO_L04N_4
IO/VREF_4
IO_L01P_4/VRN_4
IO_L01N_4/VRP_4
BANK 4
CLKGEN
USB_INTERFACE
CS_SPI
CLK_PLL
SCLK
DIN
CS_N
HUSB_READY
READY
HUSB_INT_N
INT_N
HUSB_FLAGA
FLAGA
HUSB_FLAGB
FLAGB
HUSB_FLAGC
FLAGC
HUSB_VBUS
VBUS
HUSB_WR_N
WR_N
HUSB_RD_N
RD_N
HUSB_D[15..0]
D[15..0]
HUSB_RESET_N
RESET_N
HUSB_SLOE
SLOE
HUSB_FIFOADR2
FIFOADR2
HUSB_FIFOADR0
FIFOADR0
HUSB_FIFOADR1
FIFOADR1
HUSB_PKTEND
PKTEND
HUSB_FLAGD_CS_N
FLAGD_CS_N
HUSB_IFCLK
IFCLK
XTALIN
XTALOUT
HOST_RESET_SW
USB2
NEXUS_TDI
NEXUS_TCK
NEXUS_TMS
NEXUS_TDO
TDI
TCK
TMS
TDO
SOFT
FPGA_TDI
FPGA_TCK
FPGA_TMS
FPGA_TDO
TDI
TCK
TMS
TDO
U1F
XC3S1500-4FG676C
AF14 SDRAM_FEEDBACK
AE14 UGCLK4
AD14BUS_D14
AC14 HOST_INIT
AB14
AA14 BUS_NBE2
Y14 AUTO_TDI_SOFT0
AF15 DAU_TFT.POL
AE15 DAU_TFT.MUX
AD15CSSPI_DIN2
AB15
AA15 BUS_NBE3
W14 BUS_SRAM_NCS
Y15 HOST_DIN
W15
AF16 DAU_TFT.M
AE16 DAU_TFT.DISP_ON
AC16 BUS_NOE
AB16
AA16 DEBUG_HDRB7
Y16 AUTO_TDO_SOFT0
W16 BUS_D16
AF17 DAU_TFT.BLIGHT
AE17 BUS_A6
AD17BUS_A18
AB17
AC17 BUS_A17
AA17 DEBUG_HDRB6
Y17 AUTO_TCK_SOFT0
AE18 BUS_A5
AD18CSSPI_DOUT2
AC18 BUS_A19
AB18 BUS_A7
AA18 DEBUG_HDRB5
Y18 AUTO_TMS_SOFT0
AF19 BUS_A4
AE19 BUS_A3
AD19BUS_A11
AC19 BUS_A13
AB19 BUS_A8
AA19 DEBUG_HDRB4
Y19 AUTO_JTAG0
AF20 BUS_A2
AE20 BUS_A12
AC20 BUS_A14
AB20 BUS_A9
AA20 DEBUG_HDRB3
AF21 BUS_A16
AE21 BUS_A15
AD21BUS_SDRAM_CKE
AC21 BUS_SDRAM_CLK
AB21 BUS_A10
AF22 BUS_SDRAM_NCS
AE22 BUS_SDRAM_NRAS
AD22BUS_NBE1
AF23 BUS_SDRAM_NCAS
AE23 BUS_NWE
AD23BUS_D9
AF24 BUS_NBE0
AE24 BUS_D7
AD25BUS_D4
AC22 BUS_D8
AB22 BUS_D6
IO/VREF_5
IO_L32N_5/GCLK3
IO_L32P_5/GCLK2
IO_L31N_5/D4
IO_L31P_5/D5
IO
IO_L30N_5
IO_L30P_5
IO_L29N_5
IO_L29P_5/VREF_5
IO
IO_L28N_5/D6
IO_L28P_5/D7
IO_L27N_5/VREF_5
IO_L27P_5
IO_L26N_5
IO_L26P_5
IO
IO_L25N_5
IO_L25P_5
IO_L24N_5
IO_L24P_5
IO_L23N_5
IO_L23P_5
IO
IO_L22N_5
IO_L22P_5
IO_L19N_5
IO_L19P_5/VREF_5
IO_L18N_5
IO_L18P_5
IO
IO
IO_L16N_5
IO_L16P_5
IO_L15N_5
IO_L15P_5
IO_L12N_5
IO_L12P_5
IO_L11N_5/VREF_5
IO_L11P_5
IO
IO_L10N_5/VRP_5
IO_L10P_5/VRN_5
IO_L09N_5
IO_L09P_5
IO
IO_L08N_5
IO_L08P_5
IO_L07N_5
IO_L07P_5
IO_L06N_5
IO_L06P_5
IO_L05N_5
IO_L05P_5
IO/VREF_5
IO_L04N_5
IO_L04P_5
IO_L01N_5/RDWR_B
IO_L01P_5/CS_B
IO
U1G
XC3S1500-4FG676C
AF13 DAU_TFT.IRQ
AE13 REF_CLK
AD13FPGA_CLK
AC13 BUS_D17
AB13 CSSPI_SCLK2
AA13 BUS_D30
Y13 AUTO_TMS_HARD0
W13 BUS_D31
AF12
AE12 DAU_TFT.CL3
AD12BUS_D18
AB12 TFT.BLUE0
AA12 BUS_D29
Y12 AUTO_TCK_HARD0
W12 TFT.BLIGHT
AF11 DAU_TFT.CL2
AE11 DAU_TFT.CL1
AC11 BUS_D20
AB11 TFT.BLUE1
AA11 BUS_D28
Y11 AUTO_TDI_HARD0
W11 BUS_D19
AF10 DAU_TFT.STH
AE10 DAU_TFT.STV
AD10BUS_D10
AC10 BUS_D11
AB10 TFT.BLUE2
AA10 BUS_D12
Y10 AUTO_TDO_HARD0
AE9 DAU_TFT.GREEN5
AD9 BUS_D21
AC9 BUS_D22
AB9 TFT.BLUE3
AA9 BUS_D27
Y9 AUTO_TDO_HARD1
AF8 DAU_TFT.GREEN4
AE8 DAU_TFT.GREEN3
AD8 BUS_D23
AC8 CSSPI_EOC2
AB8 TFT.BLUE4
AA8 BUS_D26
Y8 AUTO_TDI_HARD1
AF7 DAU_TFT.GREEN2
AE7 DAU_TFT.GREEN1
AC7
CSSPI_CS2
AB7 TFT.POL
AA7 BUS_D25
AF6 DAU_TFT.GREEN0
AE6
AD6 TFT.DISP_ON
AC6 TFT.CL3
AE5 DAU_TFT.BLUE4
AD5 TFT.STV
AB6 TFT.M
AA6 BUS_D24
AF5
AE4 DAU_TFT.BLUE2
AD4 TFT.RED0
AC5 TFT.STH
AB5 TFT.CL1
AF4 DAU_TFT.BLUE3
BANK 6
ONE_WIRE_NBID
HOST PERIPHERALS
DBHDR
ONE_WIRE_NBID
ONE_WIRE_DBID
BANK 5
ONE WIRE ID
IO_L40P_6/VREF_6
IO_L40N_6
IO_L39P_6
IO_L39N_6
IO_L38P_6
IO_L38N_6
IO_L35P_6
IO_L35N_6
IO_L34P_6
IO_L34N_6/VREF_6
IO_L33P_6
IO_L33N_6
IO_L32P_6
IO_L32N_6
IO_L31P_6
IO_L31N_6
IO_L29P_6
IO_L29N_6
IO_L28P_6
IO_L28N_6
IO_L27P_6
IO_L27N_6
IO_L26P_6
IO_L26N_6
IO_L24P_6
IO_L24N_6/VREF_6
IO_L23P_6
IO_L23N_6
IO_L22P_6
IO_L22N_6
IO_L21P_6
IO_L21N_6
IO_L20P_6
IO_L20N_6
IO_L19P_6
IO_L19N_6
IO_L17P_6/VREF_6
IO_L17N_6
IO_L16N_6
IO_L16P_6
IO_L14P_6
IO_L14N_6
IO_L10P_6
IO_L10N_6
IO_L09P_6
IO_L09N_6/VREF_6
IO_L08P_6
IO_L08N_6
IO_L07P_6
IO_L07N_6
IO_L06P_6
IO_L06N_6
NC
IO_L05P_6
IO_L05N_6
IO_L03P_6
IO_L03N_6/VREF_6
IO_L02P_6
IO_L02N_6
IO_L01P_6/VRN_6
IO_L01N_6/VRP_6
U1H
XC3S1500-4FG676C
P1
P2
P3
P4
P5
P6
P7
P8
R1
R2
R3
T4
R5
R6
R7
R8
T1
T2
T5
T6
T7
T8
U1
U2
U3
U4
U5
U6
V2
V3
V4
V5
U7
V7
W1
W2
W3
W4
V6
W5
W6
W7
Y1
Y2
AA1
AA2
Y4
Y5
AA3
AA4
Y6
Y7
AA5
AB1
AB2
AC1
AC2
AB3
AB4
AD1
AD2
EXTSPI_CSC_N1
EXTSPI_CSC_N0
ONE_WIRE_PB_ID_B
EXTSPI_SCLK
HOST_LED6
AUTO_JTAG1
HOST_LED7
TFT_SPI.CLK
ONE_WIRE_PB_ID_C
ONE_WIRE_DBID
CSSPI_SCLK
CLK_EXTA0
HOST_LED5
AUTO_TMS_SOFT1
SW_DB0
TFT_SPI.CS_N
CLK_EXTA1
HOST_LED4
AUTO_TCK_SOFT1
EXTSPI_CSA_N1
TFT_SPI.DIN
TFT_SPI.BUSY
TFT.GREEN5
CSSPI_DIN
CLK_EXTA2
HOST_LED3
TFT.GREEN4
TFT.GREEN3
CLK_ENA
AUTO_TDO_SOFT1
AUTO_TDI_SOFT1
TFT_SPI.DOUT
TFT.IRQ
TFT.GREEN2
TFT.GREEN1
HOST_LED2
CSSPI_DOUT
HOST_LED1
AUTO_TMS_HARD1
CLKGEN_CS_N
CLKGEN_DIN
CLKGEN_SCLK
DAU_TFT.RED0
TFT.GREEN0
TFT.CL2
TFT.RED4
TFT.RED3
HOST_LED0
AUTO_TCK_HARD1
DAU_TFT.RED1
DAU_TFT.RED2
DAU_TFT.RED3
DAU_TFT.RED4
TFT.RED2
TFT.RED1
DAU_TFT.BLUE0
DAU_TFT.BLUE1
BANK 7
IO_L40N_7/VREF_7
IO_L40P_7
IO_L39N_7
IO_L39P_7
IO_L38N_7
IO_L38P_7
IO_L35N_7
IO_L35P_7
IO_L34N_7
IO_L34P_7
IO_L33N_7
IO_L33P_7
IO_L32P_7
IO_L32N_7
IO_L31N_7
IO_L31P_7
IO_L29N_7
IO_L29P_7
IO_L28N_7
IO_L28P_7
IO_L27N_7
IO_L27P_7/VREF_7
IO_L26N_7
IO_L26P_7
IO_L24N_7
IO_L24P_7
IO_L23N_7
IO_L23P_7
IO_L22N_7
IO_L22P_7
IO_L21N_7
IO_L21P_7
IO_L20N_7
IO_L20P_7
IO_L19N_7/VREF_7
IO_L19P_7
IO_L17N_7
IO_L17P_7
IO_L16N_7
IO_L16P_7/VREF_7
IO_L14N_7
IO_L14P_7
IO_L10N_7
IO_L10P_7/VREF_7
IO_L09N_7
IO_L09P_7
IO_L08N_7
IO_L08P_7
IO_L07N_7
IO_L07P_7
IO_L06N_7
IO_L06P_7
IO_L05N_7
IO_L05P_7
IO_L03N_7/VREF_7
IO_L03P_7
IO_L02N_7
IO_L02P_7
IO_L01N_7/VRP_7
IO_L01P_7/VRN_7
N1
N2
N3
N4
N5
N6
N7
N8
M1
M2
M3
L4
M5
M6
M7
M8
L1
L2
L5
L6
L7
L8
K1
K2
K3
K4
K5
K6
J2
J3
J4
J5
K7
J7
H1
H2
H3
H4
J6
H5
G1
G2
H6
H7
F1
F2
G4
G5
F3
F4
E1
E2
G6
G7
D1
D2
E3
E4
F5
F6
ONE_WIRE_PB_ID_A
EXTSPI_CSA_N0
FPGA_DONE
NEXUS_TDO
EXTSPI_DIN
SD_DAT1
AUTO_TDO_HARD3
SD_PROTECT
EXTSPI_CSB_N1
EXTSPI_CSB_N0
FPGA_TMS
FPGA_INIT
CLK_EXTB0
SD_DAT0
AUTO_TDI_HARD3
EXTSPI_DOUT
DAU_FPGA_CLK1
CLK_EXTB1
SD_DETECT
AUTO_TCK_HARD3
FPGA_TCK
FPGA_PROG_CLK
FPGA_PROG_PWR_ON
FPGA_DIN
FPGA_CCLK
CLK_EXTB2
SD_CLK
NEXUS_TDI
FPGA_PROGRAM
FPGA_M0
CLK_ENB
AUTO_TMS_HARD3
AUTO_TDI_SOFT3
NEXUS_TCK
NEXUS_TMS
FPGA_M1
FPGA_M2
SD_CMD
CLK_EXTC0
FPGA_TDI
FPGA_INSTALLED
SD_DAT3
AUTO_TDO_SOFT3
HOST_RESET_SW
ONE_WIRE_PIOC1
FPGA_TDO
CLK_EXTC1
DAU_SPI_MODE
DAU_SPI_DIN
ONE_WIRE_PIOC2
PB_SPAREC4
SD_DAT2
AUTO_TCK_SOFT3
HUSB_VBUS
ONE_WIRE_NBID
DAU_SPI_SEL
DAU_SPI_CLK
CLK_EXTC2
MASTER_MODE
2V5
3V3
R1
4K7 1%
2V5
R7_S3
4K7 1%
2V5
R4
4K7 1%
CCLK
DONE
FLASH_CLK
FLASH_DONE
B
R5_S3
4K7 1%
R24
FLASH_PROG
AD26
AC24
PROG_B
D3
100R 1%
HOST_HARD_TDI
HOST_TDO_TO_CF_TDI
AE3
AC3
AF3
C1
D24
B24
A24
R15
100R 1%
C2
HOST_HARD_TCK
HOST_HARD_TMS
U1I
CCLK
DONE
B
PROG_B
M0
M1
M2
TDI
TDO
TCK
TMS
HSWAP_EN
XC3S1500-4FG676C
XC3S1500-4FG676C_CONFIGPWR_1
XC3S1500-4FG676C_PWRSETUP.SchDoc
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:04 PM Sheet 14 of 72
File: FPGA_PRGSETUP.SchDoc
1
NSW 2086
AUSTRALIA
1V2
2V5
3V3
A
DECOUPLING_CAPS_1V2_1
FPGA_Bypass_1V2
DECOUPLING_CAPS_2V5_1
FPGA_Bypass_2V5
3V3
U1J
XC3S1500-4FG676C
R15
R14
R13
R12
R11
R10
R4
P16
P15
P14
P13
P12
P11
N16
N15
N14
N13
N12
N11
M23
M17
M16
M15
M14
M13
M12
M11
M10
M4
L17
L16
L15
L14
L13
L12
L11
L10
K16
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
AF26
AF1
AE25
AE2
AD24
AD3
AC23
AC15
AC12
AC4
U16
U15
U12
U11
T17
T16
T15
T14
T13
T12
T11
T10
R23
R17
R16
K15
K12
K11
D23
D15
D12
D4
C24
C3
B25
B2
A26
A1
C20
H18
H17
J16
C16
J15
K14
J14
G24
J19
K19
L18
L24
M18
N17
N18
P18
P17
R18
T24
T18
U19
V19
Y24
3V3
U1K
XC3S1500-4FG676C
C7
H9
H10
J11
C11
J12
K13
J13
VCCO_0
VCCO_0
VCCO_0
VCCO_0
VCCO_0
VCCO_0
VCCO_0
VCCO_0
VCCO_4
VCCO_4
VCCO_4
VCCO_4
VCCO_4
VCCO_4
VCCO_4
VCCO_4
VCCO_1
VCCO_1
VCCO_1
VCCO_1
VCCO_1
VCCO_1
VCCO_1
VCCO_1
VCCO_5
VCCO_5
VCCO_5
VCCO_5
VCCO_5
VCCO_5
VCCO_5
VCCO_5
VCCO_2
VCCO_2
VCCO_2
VCCO_2
VCCO_2
VCCO_2
VCCO_2
VCCO_2
VCCO_6
VCCO_6
VCCO_6
VCCO_6
VCCO_6
VCCO_6
VCCO_6
VCCO_6
VCCO_3
VCCO_3
VCCO_3
VCCO_3
VCCO_3
VCCO_3
VCCO_3
VCCO_3
VCCO_7
VCCO_7
VCCO_7
VCCO_7
VCCO_7
VCCO_7
VCCO_7
VCCO_7
DECOUPLING_CAPS_3V3_1
FPGA_Bypass_3V3
1V2
V14
U14
V15
AD16
V16
W17
W18
AD20
W19
W8
V18
V17
V10
V9
U18
U17
U10
U9
K18
K17
K10
K9
J18
J17
J10
J9
H19
H8
V13
U13
V12
AD11
V11
W10
W9
AD7
P9
P10
R9
T3
T9
U8
V8
Y3
2V5
U1L
XC3S1500-4FG676C
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
AF25
AF18
AF9
AF2
AE26
AE1
V26
V1
J26
J1
B26
B1
A25
A18
A9
A2
N9
N10
M9
L3
L9
K8
J8
G3
Sheet Title
Project Title
Size:
A4
XC3S1500-4FG676C POWER
NanoBoard NB2DSK01
Assy: D-810-0007
Revision: 08
Date: 29/01/2008
Time: 7:03:04 PM Sheet 15 of 72
File: XC3S1500-4FG676C_PWRSETUP.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
1V2
B
C1_FP
10uF 20V
C2_FP
10uF 20V
C3_FP
10uF 20V
C42_FP
10uF 20V
C43_FP
10uF 20V
C103_FP
10uF 20V
C45_FP
10uF 20V
C104_FP
10uF 20V
1V2
C5_FP
0.1uF 16V
C8_FP
0.1uF 16V
C9_FP
0.1uF 16V
C11_FP
0.1uF 16V
C13_FP
10nF 16V
C15_FP
10nF 16V
C16_FP
10nF 16V
C18_FP
10nF 16V
1V2
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:04 PM Sheet 16 of 72
File: FPGA_Bypass_1V2.SCHDOC
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
2V5
B
C102_FP
10uF 20V
C44_FP
10uF 20V
C20_FP
10uF 20V
C21_FP
10uF 20V
C22_FP
0.1uF 16V
C23_FP
0.1uF 16V
C24_FP
0.1uF 16V
C25_FP
0.1uF 16V
C26_FP
0.1uF 16V
C27_FP
10nF 16V
C28_FP
10nF 16V
C29_FP
10nF 16V
C30_FP
10nF 16V
C31_FP
10nF 16V
C32_FP
10nF 16V
C33_FP
10nF 16V
C34_FP
10nF 16V
C35_FP
10nF 16V
C36_FP
10nF 16V
C37_FP
10nF 16V
2V5
2V5
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:04 PM Sheet 17 of 72
File: FPGA_Bypass_2V5.SCHDOC
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
1
C101_FP
C87_FP
C88_FP
C89_FP
C100_FP
C91_FP
C99_FP
C98_FP
C94_FP
C95_FP
C96_FP
C97_FP
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
C85_FP
C65_FP
C66_FP
C67_FP
C68_FP
C69_FP
C70_FP
C71_FP
C73_FP
C74_FP
C79_FP
C80_FP
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
10nF 16V
C81_FP
C64_FP
10nF 16V
10nF 16V
C63_FP
10nF 16V
10nF 16V
3V3
C62_FP
The FPGA bypass capacitors are physically grouped as 10nF and 100nF pairs on
all major accessible power pins on the FPGA.
Sheet Title
Project Title
Size:
A4
3
Assy: D-810-0007
Date: 29/01/2008
Time: 7:03:04 PM Sheet 18 of 72
File: FPGA_Bypass_3V3.SCHDOC
Revision: 08
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
0.1uF 16V
0.1uF 16V
10uF 20V
10uF 20V
C48_FP
C49_FP
C82_FP
C83_FP
C93_FP
C92_FP
C90_FP
C86_FP
C78_FP
C77_FP
C76_FP
C75_FP
C72_FP
C61_FP
C60_FP
C59_FP
C58_FP
C57_FP
C56_FP
C55_FP
C54_FP
C53_FP
C52_FP
C51_FP
C41_FP
C40_FP
C39_FP
C38_FP
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
10uF 20V
C47_FP
C50_FP
10uF 20V
C46_FP
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
0.1uF 16V
3V3
10nF 16V
3V3
C84_FP
10nF 16V
1
4
A
CONFIG_XCF
TMS
DONE
CLK
1V8
H6
H5
E5
D5
C5
B5
A5
A6
DIN
3V3
B
R1
4K7 1%
CONFIG_XCF
C2
D2
E6
TDO
D1
A3
PROG
INIT
A4
C3
C4
D3
D4
E3
E4
F2
F3
F4
G2
U1
D0
D1
D2
D3
D4
D5
D6
D7
VCCINT
VCCINT
VCCINT
VCCO
VCCO
VCCO
VCCO
VCCJ
CLKOUT
CEO
CLK
CE
TDO
TMS
TDI
TCK
CF
OE/RESET
DNC
DNC
DNC
DNC
DNC
DNC
DNC
DNC
DNC
DNC
DNC
BUSY
EN_EXT_SEL
REV_SEL0
REV_SEL1
GND
GND
GND
GND
GND
GND
GND
B1
E1
G6
B2
C6
D6
G5
H2
1V8
C1
0.1uF 16V
3V3
C2
0.1uF 16V
B
B3
B4
E2
G1
H3
C1
H4
G3
G4
3V3
3V3
A1
A2
B6
F1
F5
F6
H1
C
C3
0.1uF 16V
C4
0.1uF 16V
XCF08PFS48C
TCK
TDI
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:04 PM Sheet 19 of 72
File: XCF08PFS48C_FLASH.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
TP1
32K768HZ
Y1
32.768 kHz 12.5pF
2
3V3
CS_N
SCLK
DOUT
DIN
4
8
7
6
X2
X1
RTC
RTC
B
1
CS
SCLK
DOUT
DIN
VCC
RST
VBACKUP
GND
R1
4K7 1%
10
9
3
5
TP15
VBATT
VBATT
C3
0.1uF 16V
C2
10uF 20V
U5
DS1391U-33
R2
27R 1%
RST_N
C
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:04 PM Sheet 20 of 72
File: CLK_DS1391U_RTC.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
BT1
VBATT
TO RTC
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:04 PM Sheet 21 of 72
File: CON_BATT_COIN.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
2
3V3
C11_US
4.7nF 250V
A3V3_USB
1
R9_US
10M 1%
NT3
3V3
C10_US
0.1uF 16V
C9_US
10uF 20V
C4_US
0.1uF 16V
C3_US
10uF 20V
C5_US
0.1uF 16V
C6_US
0.1uF 16V
C7_US
0.1uF 16V
C8_US
0.1uF 16V
SHIELD
R1_US
2K7 1%
R2_US
5K6 1%
RESET_N
3V3
R8_US
10K 1%
U16_US
MAX6315US26D1
4
VCC
RESET
3V3
MR GND
XTALIN
XTALOUT
1
3V3
55
7
11
17
27
32
43
3
VCC
VCC
VCC
VCC
VCC
VCC
VCC
AVCC
5
4
PKTEND
RD_N
WR_N
D
GND
Y1_US
24MHz
3V3
3V3
USB_INTF
READY
INT_N
35
SLOE
36
37
38
FIFOADR2
FIFOADR0
FIFOADR1
39
40
29
30
31
FLAGD_CS_N
FLAGA
FLAGB
FLAGC
HUSB_VBUS
WR_N
RD_N
HUSB_D[15..0]
RESET_N
IFCLK
XTALIN
XTALOUT
44
GND
Sheet Title
Size:
PKTEND
A4
INT
VBUS
WR_N
RD_N
D[15..0]
RESET_N
IFCLK
XTALIN
XTALOUT
Revision: 08
Date: 29/01/2008
Time: 7:03:05 PM Sheet 22 of 72
File: USB_CY7C68001-56LFC.SchDoc
1
Project Title
R6_US
4K7 1%
EXT
33
34
PCB footprint to
implement thermal
pad. See CY7C68001
data sheet for details.
R5_US
4K7 1%
1
2
3
GND
GND
GND
GND
GND
GND
GND
AGND
WAKEUP
53
56
10
12
26
28
41
6
NC
Reserved
FLAGD/CS
FLAGA
FLAGB
FLAGC
1
2
U7_US
CY7C68001-56LFC
XTALIN
XTALOUT
9
8
FD[8]
FD[9]
FD[10]
FD[11]
FD[12]
FD[13]
FD[14]
FD[15]
HUSB_D[15..0]
READY
INT
FIFOADR2
FIFOADR0
FIFOADR1
54
14
45
46
47
48
49
50
51
52
C2_US
22pF 50V
I/O2 I/O1
VP VN
NC NC
R7_US
4K7 1%
SLOE
SCL
SDA
HUSB_D8
HUSB_D9
HUSB_D10
HUSB_D11
HUSB_D12
HUSB_D13
HUSB_D14
HUSB_D15
FD[0]
FD[1]
FD[2]
FD[3]
FD[4]
FD[5]
FD[6]
FD[7]
15
16
18
19
20
21
22
23
24
25
SLRD
SLWR
HUSB_D0
HUSB_D1
HUSB_D2
HUSB_D3
HUSB_D4
HUSB_D5
HUSB_D6
HUSB_D7
IFCLK
RESET
Place R3_US
close to U1 end.
DMINUS
DPLUS
13
42
27R 1%
C1_US
22pF 50V
U13_US
VBUS
DMINUS
DPLUS
NUP2201MR6T1G
A3V3_USB
R3_US
IFCLK
6
5
4
R4_US
4K7 1%
USB_CON
VBUS
DMINUS
DPLUS
2
4
HUSB_VBUS
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
J1
USB B HEADER
1
VBUS
2
D3
D+
4
GND
USB_CON
VBUS
DMINUS
DPLUS
CON
USB TYPE B
SHIELD
C
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:05 PM Sheet 23 of 72
File: CON_USBB_RA.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
HOST JTAG
HARD
R3_HJ
4K7 1%
R2_HJ
4K7 1%
R1_HJ
4K7 1%
R4_HJ
4K7 1%
JTAG
R7_HJ
R6_HJ
R5_HJ
R8_HJ
TDI
TDO
TMS
TCK
HARDSOFT_JTAG
HARD
100R 1%
100R 1%
100R 1%
100R 1%
HOST_HARD_TDI#
HOST_HARD_TDO#
HOST_HARD_TMS#
HOST_HARD_TCK#
JTAG
TDI
TDO
TMS
TCK
B
HARDSOFT_JTAG
HARD
3V3
INT
EXT
HOST JTAG
SOFT
R9_HJ
4K7 1%
R12_HJ
4K7 1%
R11_HJ
4K7 1%
R10_HJ
4K7 1%
JTAG
C
SOFT
R13_HJ
R16_HJ
R15_HJ
R14_HJ
TDI
TDO
TMS
TCK
100R 1%
100R 1%
100R 1%
100R 1%
HOST_SOFT_TDI#
HOST_SOFT_TDO#
HOST_SOFT_TMS#
HOST_SOFT_TCK#
Sheet Title
Project Title
Size:
A4
JTAG
TDI
TDO
TMS
TCK
Revision: 08
Date: 29/01/2008
Time: 7:03:05 PM Sheet 24 of 72
File: JTAG_ALTIUM_HOST.SchDoc
1
C
SOFT
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
HARDSOFT_JTAG
JTAG
TMS
TDO
TDI
TCK
HARD
HOST_HARD_TMS#
HOST_HARD_TDO#
HOST_HARD_TDI#
HOST_HARD_TCK#
JTAG
HDR1
1
3
5
7
9
CON
JTAG
TDI
TCK
TMS
TDO
SOFT
HOST_SOFT_TDI#
HOST_SOFT_TCK#
HOST_SOFT_TMS#
HOST_SOFT_TDO#
2
4
6
8
10
5V0
D12
F1
3A 40V
MF-NSMF035 350mA
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:05 PM Sheet 25 of 72
File: CON_HOSTJTAG_10WBOXHDRRAM.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
R1
4K7 1%
R2
4K7 1%
R3
4K7 1%
R4
4K7 1%
R5
R6
R7
R8
JTAG_CONFIG
100R 1%
100R 1%
100R 1%
100R 1%
JTAG
TDI
TDO
TMS
TCK
B
HARD
JTAG
3V3
TDI
TDO
TMS
TCK
JTAG
INT
SOFT
TDI
TDO
TMS
TCK
JTAG_CONFIG
HARD
JTAG
R9
4K7 1%
R10
4K7 1%
R11
4K7 1%
DETECT
R13
R14
R15
R16
TDI
TDO
TMS
TCK
R12
4K7 1%
100R 1%
100R 1%
100R 1%
100R 1%
EXT
SOFT
DETECT
3V3
R17
4K7 1%
R18
100R 1%
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:05 PM Sheet 26 of 72
File: JTAG_ALTIUM_AUTO.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
JTAG_CONFIG
JTAG
TCK
TDI
HARD
TDO
TMS
JTAG
CON
TDO
TMS
1
3
5
7
9
SOFT
GND
TCK
TDI
DETECT
C
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:05 PM Sheet 27 of 72
File: CON_USERJTAG_10WBOXHDRRAM.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
A
A
R6
1K 1%
R2
4K7 1%
R1
4K7 1%
R4
4K7 1%
R3
4K7 1%
NANOTALK_JTAG
NANOTALK
NANOTALK_JTAG
R5
TDO
100R 1%
TDO
TDI
TDI
TCK
TCK
TMS
TMS
NANOTALK
MASTER
MASTER
MODE
MODE
R7
CNCT
CNCT
1K 1%
3V3
EXT
INT
R12
1K 1%
R8
4K7 1%
NANOTALK_JTAG
NANOTALK_JTAG
R9
TDI
100R 1%
TDO
TDI
TDO
R10
TCK
100R 1%
SLAVE
R11
TMS
100R 1%
R13
MODE
100R 1%
R14
CNCT
1K 1%
Sheet Title
Project Title
Size:
A4
TCK
SLAVE
TMS
MODE
CNCT
Revision: 08
Date: 29/01/2008
Time: 7:03:05 PM Sheet 28 of 72
File: JTAG_ALTIUM_NANOTALK.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
NANOTALK_JTAG
NANOTALK
MASTER
CNCT
TCK
TDI
TDO
TMS
MODE
2
4
6
8
10
1
3
5
7
9
HDR1
CON
SLAVE
NANOTALK IN
NANOTALK_JTAG
SLAVE
CNCT
MODE
TMS
TDO
HDR2
TDI
TCK
1
3
5
7
9
2
4
6
8
10
MASTER
NANOTALK OUT
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:05 PM Sheet 29 of 72
File: CON_NANOTALK_10WHDRRAMx2.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
9V0
CONTRAST
CONTROL
LCD
R9
1K 1%
47K 1%
3K9 1%
BIAS
V0
R1
VR1
20K linear
VCOM
R2
9V0
C2
10uF 20V
R3
47K 1%
V9
R12
15K 1%
Alternative Devices:
Analog Devices AD7843
Maxim MXB7843
TI ADS7843
R10
5K6 1%
V4
R11
15K 1%
TFT_SPI
CLK
CS_N
DIN
V5
C17
0.1uF 16V
U15
14
15
16
DIN
CS
DCLK
2
4
3
5
X_PLUS
X_MINUS
Y_PLUS
Y_MINUS
16V5
X+
XY+
Y-
7
8
3V3
C3
10uF 20V
DOUT
GND
BUSY
3V3
R19
47K 1%
3V3
VREF
C18
0.1uF 16V
TFT_SPI
12
11
13
IN3
IN4
9
EXT
DOUT
PENIRQ
BUSY
VCC
VCC
1
10
AD7843ARU
LED_C_L
R4
1K 1%
Heatsink
Collector
Q1
TRA-NPN-40V-40V-5V-SOT23
Q3
TRA-NPN-40V-40V-5V-SOT23
R6
27R 1%
R5
1K 1%
Q2
TRA-NPN-40V-40V-5V-SOT23
Q4
TRA-NPN-40V-40V-5V-SOT23
R7
27R 1%
C1
TFT
IRQ
100pF 50V
BLIGHT
M
POL
DISP_ON
STV
STH
M
POL
DISP_ON
STV
STH
CL[3..1]
RED[4..0]
GREEN[5..0]
BLUE[4..0]
TFT_CONTROL
CL[3..1]
RED[4..0]
GREEN[5..0]
BLUE[4..0]
Sheet Title
Project Title
Size: A3
Revision: 08
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
Date: 29/01/2008
Time: 7:03:05 PM Sheet 30 of 72
File: TSC_AD7843.SchDoc
1
LCD
V9
V5
V4
V0
VCOM
LED_C_R
LED_C_L
X_PLUS
Y_MINUS
X_MINUS
Y_PLUS
CON
B
28
2
4
8
27
M
DISP_ON
STV
STH
POL
CL[3..1]
GREEN[5..0]
RED[4..0]
GREEN[5..0]
C
BLUE[4..0]
M
DISP
STV
STH
POL
yU
xL
yL
xR
CL[3..1]
CL1
CL2
CL3
RED[4..0]
LCD1
29
30
3
RED0
RED1
RED2
RED3
RED4
9
10
11
12
13
14
GREEN0
GREEN1
GREEN2
GREEN3
GREEN4
GREEN5
15
16
17
18
19
20
BLUE0
BLUE1
BLUE2
BLUE3
BLUE4
21
22
23
24
25
26
BLUE[4..0]
LED_A_L
LED_A_R
LED_C_L
LED_C_R
CL1
CL2
CL3
VGH
VGL
R0
R1
R2
R3
R4
R5
50
49
48
47
16V5
44
42
45
43
1
6
-7V5
3V3
DVDD
DVDD
VCOM
VCOM
G0
G1
G2
G3
G4
G5
AVDD
AVDD
V0
V4
V5
V9
B0
B1
B2
B3
B4
B5
VSS
VSS
VSS
VSS
38
37
40
39
9V0
34
33
31
32
35
36
7
5
41
46
LCD HEADER
Touch-Screen Connector
LCD_COVER
TFT Screen Plastic
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:05 PM Sheet 31 of 72
File: CON_LCD_TX09D50VM1CAA.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
Par Port
Pin
PPORT_CON
SELECTIN
PE
BUSY
ACK
B
D[7..0]
D[7..0]
STROBE
SELECTIN
PE
BUSY
ACK
D7
D6
D5
D4
D3
D2
D1
D0
STROBE
PP13
PP12
PP11
PP10
PP9
PP8
PP7
PP6
PP5
PP4
PP3
PP2
PP1
Par Port
Name
SELECTIN
PE
BUSY
ACK
D7
D6
D5
D4
D3
D2
D1
D0
STROBE
R8_PP
R10_PP
R11_PP
R12_PP
R13_PP
R14_PP
R16_PP
R17_PP
R18_PP
R19_PP
R20_PP
R21_PP
R22_PP
PPORT_INTF
47R 1%
47R 1%
47R 1%
47R 1%
100R 1%
100R 1%
100R 1%
100R 1%
100R 1%
100R 1%
100R 1%
100R 1%
100R 1%
PP_D7
PP_D6
PP_D5
PP_D4
PP_D3
PP_D2
PP_D1
PP_D0
SELECTIN
PE
BUSY
ACK
B
PP_D[7..0]
D[7..0]
STROBE
PPORT_INT
3V3
EXT
R1
1K 1%
AUTOFD
ERROR
INIT
SELECT
DETECT
PP14
PP15
PP16
PP17
PP18
AUTOFD
ERROR
INIT
SELECT
DETECT
AUTOFD
ERROR
INIT
SELECT
PPDETECT
R23_PP
R24_PP
R25_PP
R26_PP
R27_PP
100R 1%
47R 1%
100R 1%
100R 1%
1K 1%
PP_AUTOFD
PP_ERROR
PP_INIT
PP_SELECT
PP_PLUG
AUTOFD
ERROR
INIT
SELECT
PLUG
ONE_WIRE_P
ONE_WIRE_INT
Sheet Title
Project Title
Size:
A4
PC Parallel-Port Interface
NanoBoard NB2DSK01
Number:
Revision: 08
Date: 29/01/2008
Time: 7:03:05 PM Sheet 32 of 72
File: PC_ParallelPort.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
ONE_WIRE_P
GND
GND
GND
GND
GND
GND
GND
GND
SELECT
INIT
ERROR
AUTOFD
HDR1
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
Pin
SELECTIN
PE
BUSY
ACK
D7
D6
D5
D4
D3
D2
D1
D0
STROBE
PP13
PP12
PP11
PP10
PP9
PP8
PP7
PP6
PP5
PP4
PP3
PP2
PP1
PPORT_CON
SELECTIN
PE
BUSY
ACK
D7
D6
D5
D4
D3
D2
D1
D0
STROBE
SELECTIN
PE
BUSY
ACK
D[7..0]
B
D[7..0]
STROBE
CON
PP14
PP15
PP16
PP17
PP18
PP26
AUTOFD
ERROR
INIT
SELECT
DETECT
ONE_WIRE_P
Sheet Title
Project Title
Size:
A4
AUTOFD
ERROR
INIT
SELECT
DETECT
ONE_WIRE_P
Revision: 08
Date: 29/01/2008
Time: 7:03:06 PM Sheet 33 of 72
File: CON_PCPPORT_26WBOXHDRRAM.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
LED8
LEDS
L[7..0]
LED[7..0]
R1
270R 1%
R2
270R 1%
R3
270R 1%
R5
270R 1%
R6
270R 1%
Project Title
A4
LED#7
LED7
0603 LED
R7
270R 1%
Sheet Title
Size:
LED7
LED6
LED6
0603 LED
LED#6
LED5
0603 LED
LED#5
LED#4
LED4
0603 LED
R4
270R 1%
LED5
LED4
LED3
LED3
0603 LED
LED#3
LED2
0603 LED
LED#2
LED1
0603 LED
LED#1
LED#0
LED0
0603 LED
LED2
LED1
B
LED0
R8
270R 1%
Revision: 08
Date: 29/01/2008
Time: 7:03:06 PM Sheet 34 of 72
File: LED_RED_0603x8.SCHDOC
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
4
2
GND
Y1
20MHZ
CLK_ADJ_X1
CLK_ADJ_X2
C1
15pF 50V
C2
15pF 50V
3V3
CLK_PLL
SCLK
U1
ICS307-02
1
2
3
4
5
6
7
8
X1/CLK
X2
NC
NC
VDD
NC
NC
PDTS
GND
DATA
CLK2
CLK1
NC
NC
SCLK STROBE
16
15
14
13
12
11
10
9
3V3
R1
5R6 1%
CLK_PROG#
CLK_FIXED#
R2
5R6 1%
CS_N
DIN
3V3
3V3
C
R3
1K 1%
C4
0.1uF 16V
C3
10uF 20V
CLK_PLL
CLK_FIXED
CLK_PROG
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:06 PM Sheet 35 of 72
File: CLK_ICS307-02_PLL.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
A
HOSTMEMORY
BUS_A[24..1]
BUS_D[31..0]
SDRAM
BUS_A[16..2]
BUS_D[31..0]
BUS_A[24..1]
BUS_D[31..0]
BUS_SDRAM_NCS
BUS_SDRAM_NCAS
BUS_SDRAM_NRAS
BUS_SDRAM_CKE
BUS_SDRAM_CLK
A[16..2]
D[31..0]
SDRAM_NCS
SDRAM_NCAS
SDRAM_NRAS
SDRAM_CKE
SDRAM_CLK
COM_SDRAM
SDRAM_MT48LC16M16A2TG_16Mx32
CM_SDRAM
SDRAM
NBE[3..0]
NWE
BUS_A[24..1]
BUS_D[15..0]
B
MEM
BUS_FLASH_NCS
BUS_FLASH_NRESET
BUS_FLASH_NBUSY
FLASH
A[24..1]
D[15..0]
FLASH_NCS
FLASH_NRESET
FLASH_NBUSY
CM_FLASH
COM_FLASH
FLASH_S29GL256N11FFIV10_16Mx16
FLASH
NOE
NWE
SRAM
BUS_A[20..2]
BUS_D[31..0]
BUS_SRAM_NCS
BUS_NBE[3..0]
BUS_NOE
BUS_NWE
A[20..2]
D[31..0]
NCS
CM_SRAM
COM_SRAM
SRAM_256Kx32_TSOP44_1
SRAM
NBE[3..0]
NOE
NWE
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:06 PM Sheet 36 of 72
File: NB2_CommonMemory.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
SRAM
A[20..2]
D[31..0]
NCS
NWE
NOE
NBE[3..0]
SRAM
SRAM_A[20..2]
SRAM_D[31..0]
SRAM_NCS
SRAM_NWE
SRAM_NOE
SRAM_NBE[3..0]
U1
SRAM-256Kx16
3V3
1
SRAM_A2
2
SRAM_A3
3
SRAM_A4
SRAM_A5
4
SRAM_A6
5
SRAM_NCS 6
SRAM_D0
7
SRAM_D1
8
SRAM_D2
9
SRAM_D3 10
11
12
SRAM_D4 13
SRAM_D5 14
SRAM_D6 15
SRAM_D7 16
SRAM_NWE 17
SRAM_A7 18
SRAM_A8 19
SRAM_A9 20
SRAM_A10 21
SRAM_A11 22
3V3
A0
A1
A2
A3
A4
CS
D0
D1
D2
D3
VDD
VSS
D4
D5
D6
D7
WE
A5
A6
A7
A8
A9
U2
SRAM-256Kx16
A17
A16
A15
OE
BHE
BLE
D15
D14
D13
D12
VSS
VDD
D11
D10
D9
D8
NC
A14
A13
A12
A11
A10
3V3
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
SRAM_A19
SRAM_A18
SRAM_A17
SRAM_NOE
SRAM_NBE1
SRAM_NBE0
SRAM_D15
SRAM_D14
SRAM_D13
SRAM_D12
SRAM_D11
SRAM_D10
SRAM_D9
SRAM_D8
SRAM_A20
SRAM_A16
SRAM_A15
SRAM_A14
SRAM_A13
SRAM_A12
3V3
1
SRAM_A2
2
SRAM_A3
3
SRAM_A4
4
SRAM_A5
5
SRAM_A6
SRAM_NCS 6
SRAM_D16 7
SRAM_D17 8
SRAM_D18 9
SRAM_D19 10
11
12
SRAM_D20 13
SRAM_D21 14
SRAM_D22 15
SRAM_D23 16
SRAM_NWE 17
SRAM_A7 18
SRAM_A8 19
SRAM_A9 20
SRAM_A10 21
SRAM_A11 22
3V3
3V3
3V3
3V3
A0
A1
A2
A3
A4
CS
D0
D1
D2
D3
VDD
VSS
D4
D5
D6
D7
WE
A5
A6
A7
A8
A9
A17
A16
A15
OE
BHE
BLE
D15
D14
D13
D12
VSS
VDD
D11
D10
D9
D8
NC
A14
A13
A12
A11
A10
3V3
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
SRAM_A19
SRAM_A18
SRAM_A17
SRAM_NOE
SRAM_NBE3
SRAM_NBE2
SRAM_D31
SRAM_D30
SRAM_D29
SRAM_D28
B
SRAM_D27
SRAM_D26
SRAM_D25
SRAM_D24
SRAM_A20
SRAM_A16
SRAM_A15
SRAM_A14
SRAM_A13
SRAM_A12
3V3
3V3
3V3
C1
0.1uF 16V
C2
0.1uF 16V
C5
10nF 16V
C3
0.1uF 16V
C6
10nF 16V
Sheet Title
Project Title
Size:
A4
C4
0.1uF 16V
C7
10nF 16V
Revision: 08
Date: 29/01/2008
Time: 7:03:06 PM Sheet 37 of 72
File: SRAM_256Kx32_TSOP44_1.SchDoc
1
C8
10nF 16V
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
FLASH
BUS_D[15..0]
D[15..0]
BUS_A[24..1]
A[24..1]
U1
S29GL256N11FFIV10
A
BUS_A1
BUS_A2
BUS_A3
BUS_A4
BUS_A5
BUS_A6
BUS_A7
BUS_A8
BUS_A9
BUS_A10
BUS_A11
BUS_A12
BUS_A13
BUS_A14
BUS_A15
BUS_A16
BUS_A17
BUS_A18
BUS_A19
BUS_A20
BUS_A21
BUS_A22
BUS_A23
BUS_A24
FLASH
B
E2
D2
C2
A2
B2
D3
C3
A3
B6
A6
C6
D6
B7
A7
C7
D7
E7
B3
C4
D5
D4
C5
B8
C8
F2
G2
A5
B4
B5
FLASH_NCS
NOE
NWE
FLASH_NRESET
F7
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15/A-1
VCC
VIO
VIO
VSS
VSS
VSS
CE#
OE#
WE#
WP#/ACC
RESET#
BYTE#
RY/BY#
BUS_D0
BUS_D1
BUS_D2
BUS_D3
BUS_D4
BUS_D5
BUS_D6
BUS_D7
BUS_D8
BUS_D9
BUS_D10
BUS_D11
BUS_D12
BUS_D13
BUS_D14
BUS_D15
3V3
G5
D8
F1
E8
H7
H2
A4
A8
F8
G8
H8
A1
B1
C1
D1
E1
G1
H1
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
3V3
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A
E3
H3
E4
H4
H5
E5
H6
E6
F3
G3
F4
G4
F5
G6
F6
G7
FLASH_NBUSY
3V3
3V3
C3
10nF 16V
3V3
C4
10nF 16V
3V3
C5
10nF 16V
3V3
C6
0.1uF 16V
3V3
C1
0.1uF 16V
C2
0.1uF 16V
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:06 PM Sheet 38 of 72
File: FLASH_S29GL256N11FFIV10_16Mx16.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
3V3
SDRAM_NCAS
SDRAM_NRAS
SDRAM_CKE
SDRAM_CLK
SDRAM_NCS
BUS_A15
BUS_A16
20
21
NC
DQML
DQMH
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
BA0
BA1
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
40
15
39
BUS_NBE0
BUS_NBE1
2
4
5
7
8
10
11
13
42
44
45
47
48
50
51
53
BUS_D0
BUS_D1
BUS_D2
BUS_D3
BUS_D4
BUS_D5
BUS_D6
BUS_D7
BUS_D8
BUS_D9
BUS_D10
BUS_D11
BUS_D12
BUS_D13
BUS_D14
BUS_D15
BUS_SDRAM_NCS
BUS_NWE
BUS_SDRAM_NCAS
BUS_SDRAM_NRAS
19
16
17
18
BUS_A2
BUS_A3
BUS_A4
BUS_A5
BUS_A6
BUS_A7
BUS_A8
BUS_A9
BUS_A10
BUS_A11
BUS_A12
BUS_A13
BUS_A14
23
24
25
26
29
30
31
32
33
34
22
35
36
BUS_A15
BUS_A16
20
21
CS
WE
CAS
RAS
NC
DQML
DQMH
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
BA0
BA1
U2
SDRAM-16Mx16
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
23
24
25
26
29
30
31
32
33
34
22
35
36
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
BUS_A2
BUS_A3
BUS_A4
BUS_A5
BUS_A6
BUS_A7
BUS_A8
BUS_A9
BUS_A10
BUS_A11
BUS_A12
BUS_A13
BUS_A14
CS
WE
CAS
RAS
CKE
CLK
28
41
54
6
12
46
52
BUS_SDRAM_NCAS
BUS_SDRAM_NRAS
BUS_SDRAM_CKE
BUS_SDRAM_CLK
BUS_SDRAM_NCS
19
16
17
18
BUS_SDRAM_CKE 37
BUS_SDRAM_CLK 38
VSS
VSS
VSS
VSSQ
VSSQ
VSSQ
VSSQ
SDRAM
B
BUS_A[16..2]
BUS_D[31..0]
BUS_NBE[3..0]
BUS_NWE
BUS_SDRAM_NCS
BUS_NWE
BUS_SDRAM_NCAS
BUS_SDRAM_NRAS
CKE
CLK
U1
SDRAM-16Mx16
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
40
15
39
BUS_NBE2
BUS_NBE3
2
4
5
7
8
10
11
13
42
44
45
47
48
50
51
53
BUS_D16
BUS_D17
BUS_D18
BUS_D19
BUS_D20
BUS_D21
BUS_D22
BUS_D23
BUS_D24
BUS_D25
BUS_D26
BUS_D27
BUS_D28
BUS_D29
BUS_D30
BUS_D31
28
41
54
6
12
46
52
A[16..2]
D[31..0]
NBE[3..0]
NWE
37
38
VSS
VSS
VSS
VSSQ
VSSQ
VSSQ
VSSQ
SDRAM
BUS_SDRAM_CKE
BUS_SDRAM_CLK
1
14
27
3
9
43
49
A
1
14
27
3
9
43
49
3V3
3V3
C5
10nF 16V
3V3
C6
10nF 16V
3V3
C1
0.1uF 16V
3V3
C2
0.1uF 16V
3V3
C7
10nF 16V
Sheet Title
Project Title
Size:
A4
3V3
C8
10nF 16V
Revision: 08
Date: 29/01/2008
Time: 7:03:06 PM Sheet 39 of 72
File: SDRAM_MT48LC16M16A2TG_16Mx32.SchDoc
1
3V3
C3
0.1uF 16V
C4
0.1uF 16V
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
U1
M25P80-VMW6 8Mbit Serial Flash
3V3
SERIALFLASH
1
2
3
4
FLASH2_CS_N
C2
0.1uF 16V
FLASH
S
VCC
Q
HOLD
W
C
VSS
D
C1
10nF 16V
8
7
6
5
DIN
DOUT
SCLK
3V3
U2
M25P80-VMW6 8Mbit Serial Flash
1
2
3
4
FLASH1_CS_N
C4
0.1uF 16V
S
VCC
Q
HOLD
W
C
VSS
D
3V3
C3
10nF 16V
8
7
6
5
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:06 PM Sheet 40 of 72
File: FLASHSPI_M25PX0.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
SRAM_2
A[18..0]
D[31..0]
NCS
NWE
NOE
NBE[3..0]
SRAM
SRAM_A[18..0]
SRAM_D[31..0]
SRAM_NCS
SRAM_NWE
SRAM_NOE
SRAM_NBE[3..0]
U1
SRAM-256Kx16
3V3
SRAM_A0
1
SRAM_A1
2
SRAM_A2
3
SRAM_A3
4
SRAM_A4
5
SRAM_NCS 6
SRAM_D0
7
SRAM_D1
8
SRAM_D2
9
SRAM_D3 10
11
12
SRAM_D4 13
SRAM_D5 14
SRAM_D6 15
SRAM_D7 16
SRAM_NWE 17
SRAM_A5 18
SRAM_A6 19
SRAM_A7 20
SRAM_A8 21
SRAM_A9 22
3V3
A0
A1
A2
A3
A4
CS
D0
D1
D2
D3
VDD
VSS
D4
D5
D6
D7
WE
A5
A6
A7
A8
A9
U2
SRAM-256Kx16
A17
A16
A15
OE
BHE
BLE
D15
D14
D13
D12
VSS
VDD
D11
D10
D9
D8
NC
A14
A13
A12
A11
A10
3V3
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
SRAM_A17
SRAM_A16
SRAM_A15
SRAM_NOE
SRAM_NBE1
SRAM_NBE0
SRAM_D15
SRAM_D14
SRAM_D13
SRAM_D12
SRAM_D11
SRAM_D10
SRAM_D9
SRAM_D8
SRAM_A18
SRAM_A14
SRAM_A13
SRAM_A12
SRAM_A11
SRAM_A10
3V3
SRAM_A0
1
SRAM_A1
2
SRAM_A2
3
SRAM_A3
4
SRAM_A4
5
SRAM_NCS 6
SRAM_D16 7
SRAM_D17 8
SRAM_D18 9
SRAM_D19 10
11
12
SRAM_D20 13
SRAM_D21 14
SRAM_D22 15
SRAM_D23 16
SRAM_NWE 17
SRAM_A5 18
SRAM_A6 19
SRAM_A7 20
SRAM_A8 21
SRAM_A9 22
3V3
3V3
3V3
3V3
A0
A1
A2
A3
A4
CS
D0
D1
D2
D3
VDD
VSS
D4
D5
D6
D7
WE
A5
A6
A7
A8
A9
A17
A16
A15
OE
BHE
BLE
D15
D14
D13
D12
VSS
VDD
D11
D10
D9
D8
NC
A14
A13
A12
A11
A10
3V3
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
SRAM_A17
SRAM_A16
SRAM_A15
SRAM_NOE
SRAM_NBE3
SRAM_NBE2
SRAM_D31
SRAM_D30
SRAM_D29
SRAM_D28
B
SRAM_D27
SRAM_D26
SRAM_D25
SRAM_D24
SRAM_A18
SRAM_A14
SRAM_A13
SRAM_A12
SRAM_A11
SRAM_A10
3V3
3V3
3V3
C1
0.1uF 16V
C2
0.1uF 16V
C5
10nF 16V
C3
0.1uF 16V
C6
10nF 16V
Sheet Title
Project Title
Size:
A4
C4
0.1uF 16V
C7
10nF 16V
Revision: 08
Date: 29/01/2008
Time: 7:03:06 PM Sheet 41 of 72
File: SRAM_256Kx32_TSOP44_2.SchDoc
1
C8
10nF 16V
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
SD
DAT[3..0]
3V3
B
3V3
SD_DAT[3..0]
SD_DAT2
SD_DAT3
CMD
CON
CLK
SD_DAT0
SD_DAT1
GND
DETECT
PROTECT
9
1
2
3
4
5
6
7
8
CD
WP
R1
4K7 1%
J1
R2
4K7 1%
COM
B
S1
S2
S3
S4
S5
S6
SHIELD
SD CARD HEADER
GND
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:06 PM Sheet 42 of 72
File: CON_SD_HIROSE_609_0003_5.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
D0
D2
D4
D6
DH1
1
3
5
7
9
2
4
6
8
10
D1
D3
D5
D7
D10
3A 40V
DBHDR
CON
D[7..0]
5V0
F4
MF-NSMF035 350mA
D[7..0]
2x5 R/A HEADER BOXED MALE
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:07 PM Sheet 43 of 72
File: CON_DEBUG_10WBOXHDRRAM.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
5
DBHDR_L
TCK
TDI
TDO
TMS
HARD
JTAG
TCK
TDI
TDO
TMS
SOFT
FPGA_TCK
FPGA_TDI
FPGA_TDO
FPGA_TMS
NEXUS_TCK
NEXUS_TDI
NEXUS_TDO
NEXUS_TMS
ONE_WIRE_DB_PB
ONE_WIRE_DB_PB
VCCX_REF
VCCX_REF
ONE_WIRE_DBID
ONE_WIRE_DBID
BUZZER
BUZZER
DAU_RESET_SW
RESET
SW5
SW
D[4..0]
SW[4..0]
SW8
DIP
D[7..0]
DIP[7..0]
IO36
USERIO
IO[35..0]
IO[35..0]
LED8
USER_LED
L[7..0]
USER_LED[7..0]
PBIO
EXT_A
D[49..0]
EXTEND_A[49..0]
PBIO
EXT_B
D[49..0]
EXTEND_B[49..0]
PBIO
EXT_C
D[49..0]
CLK
DIN
DOUT
MODE
SEL
SPI
RED[4..0]
GREEN[5..0]
BLUE[4..0]
M
POL
CL[3..1]
STV
STH
DISP_ON
BLIGHT
IRQ
MUX
TFT
INSTALLED
CCLK
DIN
DONE
ID[3..0]
INIT
M[2..0]
PROG_CLK
PROG_PWR_ON
PROGRAM
C
PROGRAM
FPGA_CLK
REF_CLK
FPGA_CLK1
CLOCKS
CAN
TXD
RXD
I2C
SCL
SDA
RS232
TXD
RTS
RXD
CTS
KEYBOARD
DATA
CLOCK
D
DATA
CLOCK
MOUSE
EXTEND_C[49..0]
DAU_SPI_CLK
DAU_SPI_DOUT
DAU_SPI_DIN
DAU_SPI_MODE
DAU_SPI_SEL
DAU_TFT_RED[4..0]
DAU_TFT_GREEN[5..0]
DAU_TFT_BLUE[4..0]
DAU_TFT_M
DAU_TFT_POL
DAU_TFT_CL[3..1]
DAU_TFT_STV
DAU_TFT_STH
DAU_TFT_DISP_ON
DAU_TFT_BLIGHT
DAU_TFT_IRQ
DAU_TFT_MUX
EXTEND_B0
EXTEND_B1
EXTEND_B2
EXTEND_B3
EXTEND_B4
EXTEND_B5
EXTEND_B6
EXTEND_B7
EXTEND_B8
EXTEND_B9
EXTEND_B10
EXTEND_B11
EXTEND_B12
EXTEND_B13
EXTEND_B14
EXTEND_B15
EXTEND_B16
EXTEND_B17
EXTEND_B18
EXTEND_B19
EXTEND_B20
EXTEND_B21
EXTEND_B22
EXTEND_B23
EXTEND_B24
EXTEND_B25
EXTEND_B26
EXTEND_B27
EXTEND_B28
EXTEND_B29
EXTEND_B30
EXTEND_B31
EXTEND_B32
EXTEND_B33
EXTEND_B34
EXTEND_B35
EXTEND_B36
EXTEND_B37
EXTEND_B38
EXTEND_B39
EXTEND_B40
EXTEND_B41
EXTEND_B42
EXTEND_B43
EXTEND_B44
EXTEND_B45
EXTEND_B46
EXTEND_B47
EXTEND_B48
EXTEND_B49
EXTEND_A0
EXTEND_A1
EXTEND_A2
EXTEND_A3
EXTEND_A4
EXTEND_A5
EXTEND_A6
EXTEND_A7
EXTEND_A8
EXTEND_A9
EXTEND_A10
EXTEND_A11
EXTEND_A12
EXTEND_A13
EXTEND_A14
EXTEND_A15
EXTEND_A16
EXTEND_A17
EXTEND_A18
EXTEND_A19
EXTEND_A20
EXTEND_A21
EXTEND_A22
EXTEND_A23
EXTEND_A24
EXTEND_A25
EXTEND_A26
EXTEND_A27
EXTEND_A28
EXTEND_A29
EXTEND_A30
EXTEND_A31
EXTEND_A32
EXTEND_A33
EXTEND_A34
EXTEND_A35
EXTEND_A36
EXTEND_A37
EXTEND_A38
EXTEND_A39
EXTEND_A40
EXTEND_A41
EXTEND_A42
EXTEND_A43
EXTEND_A44
EXTEND_A45
EXTEND_A46
EXTEND_A47
EXTEND_A48
EXTEND_A49
FPGA_INSTALLED
FPGA_CCLK
FPGA_DIN
FPGA_DONE
FPGA_ID[3..0]
FPGA_INIT
FPGA_M[2..0]
FPGA_PROG_CLK
FPGA_PROG_PWR_ON
FPGA_PROGRAM
FPGA_CLK
REF_CLK
FPGA_CLK1
CAN_TXD
CAN_RXD
SCL
SDA
RS232_TX
RS232_RTS
RS232_RX
RS232_CTS
KBDATA
KBCLOCK
MOUSEDATA
MOUSECLOCK
HDR_L2
HDR_L4
HDR_L6
HDR_L8
HDR_L10
HDR_L12
HDR_L14
HDR_L16
HDR_L18
HDR_L20
HDR_L22
HDR_L24
HDR_L26
HDR_L28
HDR_L30
HDR_L32
HDR_L34
HDR_L36
HDR_L38
HDR_L40
HDR_L42
HDR_L44
HDR_L46
HDR_L48
HDR_L50
HDR_L52
HDR_L54
HDR_L56
HDR_L58
HDR_L60
HDR_L62
HDR_L64
HDR_L66
HDR_L68
HDR_L70
HDR_L72
HDR_L74
HDR_L76
HDR_L78
HDR_L80
HDR_L82
HDR_L84
HDR_L86
HDR_L88
HDR_L90
HDR_L92
HDR_L94
HDR_L96
HDR_L98
HDR_L100
HDR_L1
HDR_L3
HDR_L5
HDR_L7
HDR_L9
HDR_L11
HDR_L13
HDR_L15
HDR_L17
HDR_L19
HDR_L21
HDR_L23
HDR_L25
HDR_L27
HDR_L29
HDR_L31
HDR_L33
HDR_L35
HDR_L37
HDR_L39
HDR_L41
HDR_L43
HDR_L45
HDR_L47
HDR_L49
HDR_L51
HDR_L53
HDR_L55
HDR_L57
HDR_L59
HDR_L61
HDR_L63
HDR_L65
HDR_L67
HDR_L69
HDR_L71
HDR_L73
HDR_L75
HDR_L77
HDR_L79
HDR_L81
HDR_L83
HDR_L85
HDR_L87
HDR_L89
HDR_L91
HDR_L93
HDR_L95
HDR_L97
HDR_L99
6
DBHDR_T
DBHDR_B
SDA
SCL
IO0
IO1
IO2
IO3
IO4
IO5
IO6
IO7
IO8
IO9
IO10
IO11
IO12
IO13
IO14
IO15
IO16
IO17
IO18
IO19
IO20
IO21
IO22
IO23
IO24
IO25
IO26
IO27
IO28
IO29
IO30
IO31
IO32
IO33
IO34
IO35
ONE_WIRE_DB_PB
DAU_TFT_IRQ
DAU_TFT_POL
DAU_TFT_MUX
DAU_TFT_M
DAU_TFT_DISP_ON
DAU_TFT_BLIGHT
USER_LED0
USER_LED1
USER_LED2
USER_LED3
USER_LED4
USER_LED5
USER_LED6
USER_LED7
HDR_B3
HDR_B5
HDR_B7
HDR_B9
HDR_B11
HDR_B13
HDR_B15
HDR_B17
HDR_B19
HDR_B21
HDR_B23
HDR_B25
HDR_B27
HDR_B29
HDR_B31
HDR_B33
HDR_B35
HDR_B37
HDR_B39
HDR_B41
HDR_B43
HDR_B45
HDR_B47
HDR_B49
HDR_B51
HDR_B53
HDR_B55
HDR_B57
HDR_B59
HDR_B61
HDR_B63
HDR_B65
HDR_B67
HDR_B69
HDR_B71
HDR_B73
HDR_B75
HDR_B77
HDR_B79
HDR_B81
HDR_B83
HDR_B85
HDR_B87
HDR_B89
HDR_B91
HDR_B6
HDR_B8
HDR_B10
HDR_B12
HDR_B14
HDR_B16
HDR_B18
HDR_B20
DAU_RESET_SW
BUZZER
EXTEND_C47
EXTEND_C45
EXTEND_C43
EXTEND_C41
EXTEND_C39
EXTEND_C38
EXTEND_C37
EXTEND_C36
EXTEND_C35
EXTEND_C34
EXTEND_C33
EXTEND_C32
EXTEND_C31
EXTEND_C30
EXTEND_C29
EXTEND_C28
EXTEND_C27
EXTEND_C26
EXTEND_C25
EXTEND_C24
EXTEND_C23
EXTEND_C22
EXTEND_C21
EXTEND_C20
EXTEND_C19
EXTEND_C18
EXTEND_C17
EXTEND_C16
EXTEND_C15
EXTEND_C14
EXTEND_C13
EXTEND_C12
EXTEND_C11
EXTEND_C10
EXTEND_C9
EXTEND_C8
EXTEND_C7
EXTEND_C6
EXTEND_C5
EXTEND_C4
EXTEND_C3
EXTEND_C2
EXTEND_C1
EXTEND_C0
EXTEND_C49
EXTEND_C48
EXTEND_C46
EXTEND_C44
EXTEND_C42
EXTEND_C40
HDR_T3
HDR_T5
HDR_T7
HDR_T9
HDR_T11
HDR_T13
HDR_T15
HDR_T17
HDR_T19
HDR_T21
HDR_T23
HDR_T25
HDR_T27
HDR_T29
HDR_T31
HDR_T33
HDR_T35
HDR_T37
HDR_T39
HDR_T41
HDR_T43
HDR_T45
HDR_T47
HDR_T49
HDR_T51
HDR_T53
HDR_T55
HDR_T57
HDR_T59
HDR_T61
HDR_T63
HDR_T65
HDR_T67
HDR_T69
HDR_T71
HDR_T73
HDR_T75
HDR_T77
HDR_T79
HDR_T81
HDR_T83
HDR_T85
HDR_T87
HDR_T89
HDR_T2
HDR_T4
HDR_T6
HDR_T8
HDR_T10
HDR_T12
CAN_RXD
CAN_TXD
RS232_RTS
RS232_TX
RS232_CTS
RS232_RX
KBCLOCK
KBDATA
MOUSECLOCK
MOUSEDATA
U_NB2_DBCON
NB2_DBCON
8
DB_FIXED
FPGA_CLK
REF_CLK
FPGA_CLK1
DAU_SPI_DIN
DAU_SPI_CLK
DAU_SPI_SEL
DAU_SPI_DOUT
DAU_SPI_MODE
FPGA_INSTALLED
FPGA_ID[3..0]
FPGA_DONE
FPGA_M[2..0]
FPGA_CCLK
FPGA_DIN
FPGA_PROGRAM
FPGA_INIT
FPGA_PROG_PWR_ON
FPGA_PROG_CLK
DB_FIXED
ONE_WIRE_DBID
VCCX_REF
FPGA_TDO
FPGA_TMS
FPGA_TCK
FPGA_TDI
IO_T
NEXUS_TDO
NEXUS_TMS
NEXUS_TCK
NEXUS_TDI
FPGA_CLK
REF_CLK
FPGA_CLK1
DAU_SPI_DIN
DAU_SPI_CLK
DAU_SPI_SEL
DAU_SPI_DOUT
DAU_SPI_MODE
FPGA_INSTALLED
FPGA_ID[3..0]
FPGA_DONE
FPGA_M[2..0]
FPGA_CCLK
FPGA_DIN
FPGA_PROGRAM
FPGA_INIT
FPGA_PROG_PWR_ON
FPGA_PROG_CLK
ONE_WIRE_DBID
VCCX_REF
FPGA_TDO
FPGA_TMS
FPGA_TCK
FPGA_TDI
NEXUS_TDO
NEXUS_TMS
NEXUS_TCK
NEXUS_TDI
HDR_T14
HDR_T16
HDR_T18
HDR_T20
HDR_T22
HDR_T24
HDR_T26
HDR_T28
HDR_T30
HDR_T32
HDR_B38
HDR_B40
IO_B
C
DBHDR_INONLY
DAU_TFT_RED0
DAU_TFT_RED1
DAU_TFT_RED2
DAU_TFT_RED3
DAU_TFT_RED4
DAU_TFT_BLUE0
DAU_TFT_BLUE1
DAU_TFT_BLUE2
DAU_TFT_BLUE3
DAU_TFT_BLUE4
DAU_TFT_GREEN0
DAU_TFT_GREEN1
DAU_TFT_GREEN2
DAU_TFT_GREEN3
DAU_TFT_GREEN4
DAU_TFT_GREEN5
DAU_TFT_STV
DAU_TFT_STH
DAU_TFT_CL1
DAU_TFT_CL2
DAU_TFT_CL3
HDR_B52
HDR_B54
HDR_B56
HDR_B58
HDR_B60
HDR_B62
HDR_B64
HDR_B66
HDR_B68
HDR_B70
HDR_B72
HDR_B74
HDR_B76
HDR_B78
HDR_B80
HDR_B82
HDR_B84
HDR_B86
HDR_B88
HDR_B90
HDR_B92
DIP0
DIP1
DIP2
DIP3
DIP4
DIP5
DIP6
DIP7
HDR_B22
HDR_B24
HDR_B26
HDR_B28
HDR_B30
HDR_B32
HDR_B34
HDR_B36
SW0
SW1
SW2
SW3
SW4
DBPOWER
DBPOWER
IN_ONLY
HDR_B42
HDR_B44
HDR_B46
HDR_B48
HDR_B50
IO_L
D
Title
Size
Number
Revision
A3
Date:
File:
1
29/01/2008
C:\Altium - Parking\..\NB2_DB.SchDoc
7
Sheet of
Drawn By:
8
DB_FIXED
FPGA_CCLK
FPGA_DIN
FPGA_PROGRAM
FPGA_INIT
FPGA_PROG_PWR_ON
FPGA_PROG_CLK
ONE_WIRE_DBID
VCCX_REF
FPGA_TDO
FPGA_TMS
FPGA_TCK
FPGA_TDI
NEXUS_TDO
NEXUS_TMS
NEXUS_TCK
NEXUS_TDI
DBHDR_INONLY
IN_ONLY
HDR_B42
HDR_B44
HDR_B46
HDR_B48
HDR_B50
D
IO_L
HDR_B22
HDR_B24
HDR_B26
HDR_B28
HDR_B30
HDR_B32
HDR_B34
HDR_B36
HDR_B42
HDR_B44
HDR_B46
HDR_B48
HDR_B50
HDR_B31
HDR_B33
HDR_B35
HDR_B37
HDR_B38
HDR_B39
HDR_B40
HDR_B41
HDR_B43
HDR_B45
HDR_B47
HDR_B49
HDR_B51
HDR_B52
HDR_B53
HDR_B54
HDR_B55
HDR_B56
HDR_B57
HDR_B58
HDR_B59
HDR_B60
HDR_B61
HDR_B62
HDR_B63
HDR_B64
HDR_B65
HDR_B66
HDR_B67
HDR_B68
HDR_B69
HDR_B70
HDR_B71
HDR_B72
HDR_B73
HDR_B74
HDR_B75
HDR_B76
HDR_B77
HDR_B78
HDR_B79
HDR_B80
HDR_B81
HDR_B82
HDR_B83
HDR_B84
HDR_B85
HDR_B86
HDR_B87
HDR_B88
HDR_B89
HDR_B90
HDR_B91
HDR_B92
HDR_B31
HDR_B33
HDR_B35
HDR_B37
HDR_B38
HDR_B39
HDR_B40
HDR_B41
HDR_B43
HDR_B45
HDR_B47
HDR_B49
HDR_B51
HDR_B52
HDR_B53
HDR_B54
HDR_B55
HDR_B56
HDR_B57
HDR_B58
HDR_B59
HDR_B60
HDR_B61
HDR_B62
HDR_B63
HDR_B64
HDR_B65
HDR_B66
HDR_B67
HDR_B68
HDR_B69
HDR_B70
HDR_B71
HDR_B72
HDR_B73
HDR_B74
HDR_B75
HDR_B76
HDR_B77
HDR_B78
HDR_B79
HDR_B80
HDR_B81
HDR_B82
HDR_B83
HDR_B84
HDR_B85
HDR_B86
HDR_B87
HDR_B88
HDR_B89
HDR_B90
HDR_B91
HDR_B92
MH1
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71
73
75
77
79
81
83
85
87
89
91
93
95
97
99
MH3
GND
HDR_T2
HDR_T4
HDR_T6
HDR_T8
HDR_T10
HDR_T12
HDR_T14
HDR_T16
HDR_T18
HDR_T20
HDR_T22
HDR_T24
HDR_T26
HDR_T28
HDR_T30
HDR_T32
FPGA_INSTALLED
FPGA_ID3
FPGA_ID2
FPGA_ID1
FPGA_ID0
DAU_SPI_DIN
DAU_SPI_CLK
DAU_SPI_SEL
DAU_SPI_DOUT
DAU_SPI_MODE
FPGA_TDO
FPGA_M2
FPGA_M1
FPGA_M0
FPGA_PROGRAM
FPGA_DIN
FPGA_CCLK
FPGA_INIT
FPGA_TMS
FPGA_TCK
FPGA_DONE
NEXUS_TDO
FPGA_TDI
NEXUS_TMS
NEXUS_TCK
NEXUS_TDI
FPGA_PROG_PWR_ON
FPGA_PROG_CLK
FPGA_CLK1
ONE_WIRE_DBID
GND
HDR_L1
HDR_L3
HDR_L5
HDR_L7
HDR_L9
HDR_L11
HDR_L13
HDR_L15
HDR_L17
HDR_L19
HDR_L21
HDR_L23
HDR_L25
HDR_L27
HDR_L29
HDR_L31
HDR_L33
HDR_L35
HDR_L37
HDR_L39
HDR_L41
HDR_L43
HDR_L45
HDR_L47
HDR_L49
HDR_L51
HDR_L53
HDR_L55
HDR_L57
HDR_L59
HDR_L61
HDR_L63
HDR_L65
HDR_L67
HDR_L69
HDR_L71
HDR_L73
HDR_L75
HDR_L77
HDR_L79
HDR_L81
HDR_L83
HDR_L85
HDR_L87
HDR_L89
HDR_L91
HDR_L93
HDR_L95
HDR_L97
HDR_L99
MH2
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
HDR_L2
HDR_L4
HDR_L6
HDR_L8
HDR_L10
HDR_L12
HDR_L14
HDR_L16
HDR_L18
HDR_L20
HDR_L22
HDR_L24
HDR_L26
HDR_L28
HDR_L30
HDR_L32
HDR_L34
HDR_L36
HDR_L38
HDR_L40
HDR_L42
HDR_L44
HDR_L46
HDR_L48
HDR_L50
HDR_L52
HDR_L54
HDR_L56
HDR_L58
HDR_L60
HDR_L62
HDR_L64
HDR_L66
HDR_L68
HDR_L70
HDR_L72
HDR_L74
HDR_L76
HDR_L78
HDR_L80
HDR_L82
HDR_L84
HDR_L86
HDR_L88
HDR_L90
HDR_L92
HDR_L94
HDR_L96
HDR_L98
HDR_L100
GND
GND
GND
VCCX
GND
HDR_T
NANOCONNECT
C
GND
MH4
HDR_L
NANOCONNECT
3V3
R2
2K2 1%
R1
4K7 1%
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
HDR_B29
GND
MH2
HDR_B27
GND
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71
73
75
77
79
81
83
85
87
89
91
93
95
97
99
HDR_B29
HDR_B25
DBPOWER
B
One-Wire Bus
Pull-up
MH1
HDR_B27
DBPOWER
3V3
5V0
HDR_T3
HDR_T5
HDR_T7
HDR_T9
HDR_T11
HDR_T13
HDR_T15
HDR_T17
HDR_T19
HDR_T21
HDR_T23
HDR_T25
HDR_T27
HDR_T29
HDR_T31
HDR_T33
HDR_T35
HDR_T37
HDR_T39
HDR_T41
HDR_T43
HDR_T45
HDR_T47
HDR_T49
HDR_T51
HDR_T53
HDR_T55
HDR_T57
HDR_T59
HDR_T61
HDR_T63
HDR_T65
HDR_T67
HDR_T69
HDR_T71
HDR_T73
HDR_T75
HDR_T77
HDR_T79
HDR_T81
HDR_T83
HDR_T85
HDR_T87
HDR_T89
VCCX_REF
HDR_B25
HDR_B23
HDR_L1
HDR_L2
HDR_L3
HDR_L4
HDR_L5
HDR_L6
HDR_L7
HDR_L8
HDR_L9
HDR_L10
HDR_L11
HDR_L12
HDR_L13
HDR_L14
HDR_L15
HDR_L16
HDR_L17
HDR_L18
HDR_L19
HDR_L20
HDR_L21
HDR_L22
HDR_L23
HDR_L24
HDR_L25
HDR_L26
HDR_L27
HDR_L28
HDR_L29
HDR_L30
HDR_L31
HDR_L32
HDR_L33
HDR_L34
HDR_L35
HDR_L36
HDR_L37
HDR_L38
HDR_L39
HDR_L40
HDR_L41
HDR_L42
HDR_L43
HDR_L44
HDR_L45
HDR_L46
HDR_L47
HDR_L48
HDR_L49
HDR_L50
HDR_L51
HDR_L52
HDR_L53
HDR_L54
HDR_L55
HDR_L56
HDR_L57
HDR_L58
HDR_L59
HDR_L60
HDR_L61
HDR_L62
HDR_L63
HDR_L64
HDR_L65
HDR_L66
HDR_L67
HDR_L68
HDR_L69
HDR_L70
HDR_L71
HDR_L72
HDR_L73
HDR_L74
HDR_L75
HDR_L76
HDR_L77
HDR_L78
HDR_L79
HDR_L80
HDR_L81
HDR_L82
HDR_L83
HDR_L84
HDR_L85
HDR_L86
HDR_L87
HDR_L88
HDR_L89
HDR_L90
HDR_L91
HDR_L92
HDR_L93
HDR_L94
HDR_L95
HDR_L96
HDR_L97
HDR_L98
HDR_L99
HDR_L100
HDR_L1
HDR_L2
HDR_L3
HDR_L4
HDR_L5
HDR_L6
HDR_L7
HDR_L8
HDR_L9
HDR_L10
HDR_L11
HDR_L12
HDR_L13
HDR_L14
HDR_L15
HDR_L16
HDR_L17
HDR_L18
HDR_L19
HDR_L20
HDR_L21
HDR_L22
HDR_L23
HDR_L24
HDR_L25
HDR_L26
HDR_L27
HDR_L28
HDR_L29
HDR_L30
HDR_L31
HDR_L32
HDR_L33
HDR_L34
HDR_L35
HDR_L36
HDR_L37
HDR_L38
HDR_L39
HDR_L40
HDR_L41
HDR_L42
HDR_L43
HDR_L44
HDR_L45
HDR_L46
HDR_L47
HDR_L48
HDR_L49
HDR_L50
HDR_L51
HDR_L52
HDR_L53
HDR_L54
HDR_L55
HDR_L56
HDR_L57
HDR_L58
HDR_L59
HDR_L60
HDR_L61
HDR_L62
HDR_L63
HDR_L64
HDR_L65
HDR_L66
HDR_L67
HDR_L68
HDR_L69
HDR_L70
HDR_L71
HDR_L72
HDR_L73
HDR_L74
HDR_L75
HDR_L76
HDR_L77
HDR_L78
HDR_L79
HDR_L80
HDR_L81
HDR_L82
HDR_L83
HDR_L84
HDR_L85
HDR_L86
HDR_L87
HDR_L88
HDR_L89
HDR_L90
HDR_L91
HDR_L92
HDR_L93
HDR_L94
HDR_L95
HDR_L96
HDR_L97
HDR_L98
HDR_L99
HDR_L100
FPGA_CLK
REF_CLK
HDR_B6
HDR_B8
HDR_B10
HDR_B12
HDR_B14
HDR_B16
HDR_B18
HDR_B20
HDR_B22
HDR_B24
HDR_B26
HDR_B28
HDR_B30
HDR_B32
HDR_B34
HDR_B36
HDR_B38
HDR_B40
HDR_B42
HDR_B44
HDR_B46
HDR_B48
HDR_B50
HDR_B52
HDR_B54
HDR_B56
HDR_B58
HDR_B60
HDR_B62
HDR_B64
HDR_B66
HDR_B68
HDR_B70
HDR_B72
HDR_B74
HDR_B76
HDR_B78
HDR_B80
HDR_B82
HDR_B84
HDR_B86
HDR_B88
HDR_B90
HDR_B92
HDR_B23
DBHDR_L
HDR_B3
HDR_B5
HDR_B6
HDR_B7
HDR_B8
HDR_B9
HDR_B10
HDR_B11
HDR_B12
HDR_B13
HDR_B14
HDR_B15
HDR_B16
HDR_B17
HDR_B18
HDR_B19
HDR_B20
HDR_B21
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
HDR_B3
HDR_B5
HDR_B6
HDR_B7
HDR_B8
HDR_B9
HDR_B10
HDR_B11
HDR_B12
HDR_B13
HDR_B14
HDR_B15
HDR_B16
HDR_B17
HDR_B18
HDR_B19
HDR_B20
HDR_B21
MH2
HDR_T2
HDR_T3
HDR_T4
HDR_T5
HDR_T6
HDR_T7
HDR_T8
HDR_T9
HDR_T10
HDR_T11
HDR_T12
HDR_T13
HDR_T14
HDR_T15
HDR_T16
HDR_T17
HDR_T18
HDR_T19
HDR_T20
HDR_T21
HDR_T22
HDR_T23
HDR_T24
HDR_T25
HDR_T26
HDR_T27
HDR_T28
HDR_T29
HDR_T30
HDR_T31
HDR_T32
HDR_T33
HDR_T35
HDR_T37
HDR_T39
HDR_T41
HDR_T43
HDR_T45
HDR_T47
HDR_T49
HDR_T51
HDR_T53
HDR_T55
HDR_T57
HDR_T59
HDR_T61
HDR_T63
HDR_T65
HDR_T67
HDR_T69
HDR_T71
HDR_T73
HDR_T75
HDR_T77
HDR_T79
HDR_T81
HDR_T83
HDR_T85
HDR_T87
HDR_T89
IO_B
HDR_B22
HDR_B24
HDR_B26
HDR_B28
HDR_B30
HDR_B32
HDR_B34
HDR_B36
NEXUS_TDO
NEXUS_TMS
NEXUS_TCK
NEXUS_TDI
GND
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71
73
75
77
79
81
83
85
87
89
91
93
95
97
99
FPGA_TDO
FPGA_TMS
FPGA_TCK
FPGA_TDI
MH1
IO_T
ONE_WIRE_DBID
VCCX_REF
HDR_B3
HDR_B5
HDR_B7
HDR_B9
HDR_B11
HDR_B13
HDR_B15
HDR_B17
HDR_B19
HDR_B21
HDR_B23
HDR_B25
HDR_B27
HDR_B29
HDR_B31
HDR_B33
HDR_B35
HDR_B37
HDR_B39
HDR_B41
HDR_B43
HDR_B45
HDR_B47
HDR_B49
HDR_B51
HDR_B53
HDR_B55
HDR_B57
HDR_B59
HDR_B61
HDR_B63
HDR_B65
HDR_B67
HDR_B69
HDR_B71
HDR_B73
HDR_B75
HDR_B77
HDR_B79
HDR_B81
HDR_B83
HDR_B85
HDR_B87
HDR_B89
HDR_B91
FPGA_CCLK
FPGA_DIN
FPGA_PROGRAM
FPGA_INIT
FPGA_PROG_PWR_ON
FPGA_PROG_CLK
DBHDR_B
DBHDR_T
HDR_T2
HDR_T3
HDR_T4
HDR_T5
HDR_T6
HDR_T7
HDR_T8
HDR_T9
HDR_T10
HDR_T11
HDR_T12
HDR_T13
HDR_T14
HDR_T15
HDR_T16
HDR_T17
HDR_T18
HDR_T19
HDR_T20
HDR_T21
HDR_T22
HDR_T23
HDR_T24
HDR_T25
HDR_T26
HDR_T27
HDR_T28
HDR_T29
HDR_T30
HDR_T31
HDR_T32
HDR_T33
HDR_T35
HDR_T37
HDR_T39
HDR_T41
HDR_T43
HDR_T45
HDR_T47
HDR_T49
HDR_T51
HDR_T53
HDR_T55
HDR_T57
HDR_T59
HDR_T61
HDR_T63
HDR_T65
HDR_T67
HDR_T69
HDR_T71
HDR_T73
HDR_T75
HDR_T77
HDR_T79
HDR_T81
HDR_T83
HDR_T85
HDR_T87
HDR_T89
FPGA_M[2..0]
MH4
FPGA_M[2..0]
DB_FIXED
FPGA_INSTALLED
FPGA_ID[3..0]
FPGA_DONE
MH3
FPGA_INSTALLED
FPGA_ID[3..0]
FPGA_DONE
DAU_SPI_DIN
DAU_SPI_CLK
DAU_SPI_SEL
DAU_SPI_DOUT
DAU_SPI_MODE
MH4
DAU_SPI_DIN
DAU_SPI_CLK
DAU_SPI_SEL
DAU_SPI_DOUT
DAU_SPI_MODE
FPGA_CLK
REF_CLK
FPGA_CLK1
GND
MH3
FPGA_CLK
REF_CLK
FPGA_CLK1
VCCX
GND
GND
R3
2K2 1%
3V3
HDR_B
NANOCONNECT
One-Wire Bus
Pull-up
D
A3
Revision:08
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
6
MH1
A
GND
AOUT
AOUT
B
COMMON SERVICES
AIN
AIN
I2C
I2C
SPI
SPI
ONE_WIRE_DB_PB
ONE_WIRE_DB_PB
PBCTRL
JTAG
CLK
CTRL
JTAG
INT EXT
JTAG CONFIG
JTAG_ALTIUM_AUTO
CLOCKS
ONE_WIRE
1W
SPI_CS_N[1..0]
SPARE[1..4]
SPI_CS_N[1..0]
SPARE[1..4]
PBPOWER
1V2
1V8
2V5
3V3
5V0
PBPOWER
PBIO
EXT
JTAG.HARD.TDI
JTAG.HARD.TDO
JTAG.HARD.TCK
JTAG.HARD.TMS
JTAG.SOFT.TDI
JTAG.SOFT.TDO
JTAG.SOFT.TCK
JTAG.SOFT.TMS
JTAG.DETECT
I2C.SCL
I2C.SDA
AOUT.R
AOUT.L
AIN.L
AIN.R
AIN.MIC
SPARE1
SPARE2
SPARE3
CLOCKS.CLK1
CLOCKS.CLK2
CLOCKS.EN
CLOCKS.CLK0
SPI.DOUT
SPI.DIN
SPI.SCLK
SPI_CS_N0
ONE_WIRE.ID
SPI_CS_N1
SPARE4
ONE_WIRE_DB_PB
ONE_WIRE.PIO1
ONE_WIRE.PIO2
EXT[49..0]
D[49..0]
ONE_WIRE.ID
R1
2K2 1%
3V3
EXTHDR
NANOCONNECT
MH2
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71
73
75
77
79
81
83
85
87
89
91
93
95
97
99
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
MH3
EXT0
EXT1
EXT2
EXT3
EXT4
EXT5
EXT6
EXT7
EXT8
EXT9
EXT10
EXT11
EXT12
EXT13
EXT14
EXT15
EXT16
EXT17
EXT18
EXT19
EXT20
EXT21
EXT22
EXT23
EXT24
EXT25
EXT26
EXT27
EXT28
EXT29
EXT30
EXT31
EXT32
EXT33
EXT34
EXT35
EXT36
EXT37
EXT38
EXT39
EXT40
EXT41
EXT42
EXT43
EXT44
EXT45
EXT46
EXT47
EXT48
EXT49
MH4
GND
D
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:07 PM Sheet 46 of 72
File: NB2_PBCON.schdoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
A
3V3
5V0
3V3
JP1
1
3
5V0
JP2
2
4
1
3
2
4
V_USERA
V_USERB
USERPOWER
B
AIN
AOUT
BIN
BOUT
USERPOWER
B
UH1
1
3
5
7
9
11
13
15
17
19
IO1
IO3
IO5
IO7
IO9
IO11
IO13
IO15
IO17
2
4
6
8
10
12
14
16
18
20
UH2
IO0
IO2
IO4
IO6
IO8
IO10
IO12
IO14
IO16
IO19
IO21
IO23
IO25
IO27
IO29
IO31
IO33
IO35
2x10 HEADER
1
3
5
7
9
11
13
15
17
19
IO18
IO20
IO22
IO24
IO26
IO28
IO30
IO32
IO34
2
4
6
8
10
12
14
16
18
20
2x10 HEADER
USER HEADER A
USER HEADER B
C
IO36
CON
IO[35..0]
IO[35..0]
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:07 PM Sheet 47 of 72
File: CON_USER_20WBOXHDRRAMx2.SCHDOC
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
R1
270R 1%
VDD
VREF
TXD
RXD
CANH
CANL
GND
RS
5
7
6
CANH
CANL
1MBPS_EN
3V3
C4
0.1uF 16V
3V3
C3
10uF 20V
3V3
C2
10uF 20V
R3
15K 1%
C1
0.1uF 16V
CAN_H
CAN_L
EXT
B
R2
120R 1%
MAX3051EKA-T
3V3
CAN_EXT
1
3
1
4
TXD
RXD
INT
U1
JP2
2x2 HEADER MALE
Insert Jumper 3-4 for CAN Network Terminator (120 Ohms)
Insert Jumper 1-2 for High Speed 1Mbps Mode
2
4
3
CAN_INT
C9
0.1uF 16V
TERM
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:07 PM Sheet 48 of 72
File: CAN_MAX3051.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
5V0
JP1
F6
2
4
MF-NSMF035 350mA
1
3
CAN_V+
CAN_EXT
CAN_H
CAN_L
CON
5
9
4
8
3
7
2
6
1
J1
10
11
070221XE009GX14BU
SHIELD
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:07 PM Sheet 49 of 72
File: CON_CAN_DB9M.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
C1
0.1uF 16V
C3
0.1uF 16V
RS232_C1+
RS232_C1RS232_C2+
RS232_C2-
C2
0.1uF 16V
B
RS232_INT
TXD
RXD
CTS
R1
100R 1%
R2
U9
C1+
C1C2+
C2-
VCC
V+
16
2
11
14
10
RS232_RX#
12
13
RS232_CTS#
15
RTS
INT
1
3
4
5
100R 1%
GND
V-
RS232_V+
B
RS232_EXT
TXD
RTS
RXD
CTS
RS232_V-
EXT
DTR
MAX3232EUE
DCD
DSR
C4
0.1uF 16V
RI
Sheet Title
Project Title
Size:
A4
RS232COMMS_1
NanoBoard NB2DSK01
Assy: D-810-0007
Revision: 08
Date: 29/01/2008
Time: 7:03:07 PM Sheet 50 of 72
File: RS232_MAX3232.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
RS232_EXT
CON
DCD
DSR
RXD
RTS
TXD
CTS
DTR
RI
J1
Carrier Detect
Data Set Ready
Received Data
Request To Send
Transmitted Data
Clear To Send
Data Terminal Ready
Ring Indicator
1
6
2
7
3
8
4
9
5
11
10
070221XE009GX14BU
C
SHIELD
Sheet Title
Project Title
Size:
A4
RS232-DCE DB9
NanoBoard NB2DSK01
Assy: D-810-0007
Revision: 08
Date: 29/01/2008
Time: 7:03:07 PM Sheet 51 of 72
File: CON_RS232DCE_DB9.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
5V0
C1
10uF 20V
PS2
DATA
INT
CLOCK
R3
100R 1%
R4
100R 1%
R1
4K7 1%
R2
4K7 1%
PS2
DATA
EXT
CLOCK
Sheet Title
Project Title
Size:
A4
PC PS2
NanoBoard NB2DSK01
Assy: D-810-0007
Revision: 08
Date: 29/01/2008
Time: 7:03:08 PM Sheet 52 of 72
File: PC_PS2.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
5V0
PS2
DATA
B
CON
CLOCK
1
2
3
4
5
6
J1
6
4
2
3
1
MINIDIN 6P PURPLE
PS2 KEYBOARD
SHIELD
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:08 PM Sheet 53 of 72
File: CON_PS2KEYBOARD_MINIDIN6F.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
5V0
PS2
DATA
B
CON
CLOCK
1
2
3
4
5
6
J1
6
4
2
3
1
MINIDIN 6P GREEN
PS2 MOUSE
SHIELD
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:08 PM Sheet 54 of 72
File: CON_PS2MOUSE_MINIDIN6F.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
LED8
LEDS
L[7..0]
LED[7..0]
LED0
LED1
LED2
LED3
LED4
LED5
LED7
LED6
LED5
LED4
LED3
LED2
LED1
B
LED0
LED6
LED7
LED, Green, 0603 (1608)
R1
270R 1%
R2
270R 1%
R3
270R 1%
R4
270R 1%
R5
270R 1%
R6
270R 1%
R7
270R 1%
Sheet Title
Project Title
Size:
LED#07
LED#06
LED#05
LED#04
LED#03
LED#02
LED#01
LED#00
A4
R8
270R 1%
Revision: 08
Date: 29/01/2008
Time: 7:03:08 PM Sheet 55 of 72
File: LED_GREEN_0603x8.SCHDOC
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
B
R1
4K7 1%
2
INT
SW1
1
3
SPNO
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:08 PM Sheet 56 of 72
File: SW_RESET_SPNO.SCHDOC
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
B
R1
4K7 1%
SW1
DPNO TACTILE
2
4
INT
1
3
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:08 PM Sheet 57 of 72
File: HOST_RESET_SPNO.SCHDOC
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
A
3V3
SW5
INTHOST
D[4..0]
SW1
R1
4K7 1%
SW[4..0]
1
3
SW0
2
4
DPNO TACTILE
GND
3V3
SW2
R2
4K7 1%
1
3
SW1
B
2
4
B
DPNO TACTILE
GND
3V3
SW3
R3
4K7 1%
1
3
SW2
2
4
DPNO TACTILE
GND
3V3
SW4
R4
4K7 1%
1
3
SW3
2
4
DPNO TACTILE
GND
3V3
SW5
R5
4K7 1%
1
3
SW4
2
4
DPNO TACTILE
GND
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:08 PM Sheet 58 of 72
File: SW_PDA_DPNOx5.SCHDOC
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
DIP-SWITCH
R8
4K7 1%
R7
4K7 1%
R6
4K7 1%
R5
4K7 1%
R4
4K7 1%
R3
4K7 1%
R2
4K7 1%
R1
4K7 1%
SW1
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
DIP7
DIP6
DIP5
DIP4
DIP3
DIP2
DIP1
DIP0
DIP[7..0]
SW8
D[7..0]
INT
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:08 PM Sheet 59 of 72
File: SW_DIP8.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
VREF SELECT
3V3
I2C
SCL
I2C
SDA
R1
4K7 1%
3V3
R2
4K7 1%
VCCA
R3
100R 1%
R4
100R 1%
1+2 = 2.048V
3+4 = 3.30V
DAC
DAC_MAX5841
ADD
REFIN
I2C
OUTD
OUTC
OUTB
OUTA
I2C
SCL
SDA
JP1
VREF_IN
AOUT3
AOUT2
AOUT1
AOUT0
VCCA
3
1
4
2
AOUT[3..0]
ADC
ADC_MAX1037
I2C
AIN[3..0]
AIN0
AIN1
AIN2
AIN3/REF
ADCDAC
AOUT[3..0]
ADCDAC
AIN[3..0]
AIN0
AIN1
AIN2
AIN3
I2C
C
3V3
VCCA
R5
5R6 1%
NT1
1
C1
10uF 20V
ADC_GND
ADC_GND
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:08 PM Sheet 60 of 72
File: DAC+ADC_MAX5841+MAX1037.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
VCCA
B
I2C
I2C
SCL
SDA
8
SCL
SDA
5
6
7
U1
VDD
SCL
SDA
GND
B
AIN0
AIN1
AIN2
AIN3/REF
AIN0
AIN1
AIN2
AIN3/REF
1
2
3
4
AIN0
AIN1
AIN2
AIN3/REF
MAX1037EKA-T
ADC_GND
VCCA
ADC
C2
C3
C4
C5
100pF 50V100pF 50V100pF 50V100pF 50V
ADC_GND
ADC_GND
Sheet Title
Project Title
Size:
A4
MAX1037 ADC
NanoBoard NB2DSK01
Assy: D-810-0007
Revision: 08
Date: 29/01/2008
Time: 7:03:08 PM Sheet 61 of 72
File: ADC_MAX1037.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
DAC
VCCA
VCCA
C1
0.1uF 16V
I2C
SCL
SDA
I2C
ADD
3
1
2
5
4
U1
VDD
ADD
SCL
SDA
OUTD
OUTC
OUTB
OUTA
GND
REF
10
9
8
7
6
OUTD
OUTC
OUTB
OUTA
REFIN
MAX5841MEUB
ADC_GND
ADC_GND
Sheet Title
Project Title
Size:
A4
MAX5841 DAC
NanoBoard NB2DSK01
Assy: D-810-0007
Revision: 08
Date: 29/01/2008
Time: 7:03:08 PM Sheet 62 of 72
File: DAC_MAX5841.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
VCCA
B
ADCDAC
I2C
ADCDAC
AIN[3..0]
AOUT[3..0]
I2C
SCL
SDA
SCL
SDA
AIN[3..0]
AOUT[3..0]
1
2
3
4
5
6
7
8
9
10
AOUT0
AOUT1
AOUT2
AOUT3
AIN0
AIN1
AIN2
AIN3
TS1
TERMINAL 10 HEADER
ADC_GND
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:08 PM Sheet 63 of 72
File: CON_ADCDAC_SCRSTR10F.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
VCCA
B
ADCDAC
I2C
ADCDAC
AIN[3..0]
AOUT[3..0]
I2C
SCL
SDA
5V0
HDR1
SCL
SDA
SCL
AOUT0
AOUT2
AIN0
AIN2
AIN[3..0]
AOUT[3..0]
1
2
3
4
5
6
7
8
9 10
11 12
13 14
B
SDA
AOUT1
AOUT3
AIN1
AIN3
ADC_GND
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:09 PM Sheet 64 of 72
File: CON_ADCDAC_HDR14M.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
4
AUDIO_EXT
AMP_R
AMP_L
AOUT_HOST.L
Delta-Sigma DAC
Driven by FPGA
C6
1uF 6.3V
C9
1uF 6.3V
AOUT_PBC.L
C11
1uF 6.3V
AOUT_PBB.L
B
C26
1uF 6.3V
AMPTEST_L
R50
22K 1%
BUZZER
C13
1uF 6.3V
AMPTEST_R
GND
R51
C19
1uF 6.3V
AOUT_PBC.R
C20
1uF 6.3V
AOUT_PBB.R
Delta-Sigma DAC
driven by FPGA
AIN
R8
47K 1%
L
MICAMP
AUDIO_AMP_MAX9812L
MICOUT
AMPOUT
AOUT_PBA
AOUT_PBB
AOUT_PBC
AOUT_HOST
AOUT_PBA
MICIN
PARASITE PWR
MIC
C5
1uF 6.3V
R5
47K 1%
47K 1%
LIN_R
LIN_L
AUDIO
R4
47K 1%
R12
47K 1%
AUGND
STEREO
R28
LEFT
R15
AUGND
B
HEADPHONES
AMP_LM4849
AUDIO_AMP_LM4849
SENSE
HEADPHONE
RIGHT
HP_SENSE
LEFT
HP_L
RIGHT
HP_R
C21
1uF 6.3V
R23
C22
4.7nF 25V
LEFT
LOUT_L
RIGHT
LOUT_R
LINEOUT
R29
47K 1%
R17
NB2_SPEAKER
47K 1%
R20
SPK
47K 1%
47K 1%
R24
TP2
47K 1%
MIXER RIGHT
SPK_L+
SPK_L-
SPK_R+
SPK_R-
SPK_R+
SPK_R-
VOL
NT1
Sheet Title
Project Title
AUGND
AOUT_PBC
GND
Size:
A4
AUDIO SUB-SYSTEM
NanoBoard NB2DSK01
Assy: D-810-0007
VOL
AUGND
Revision: 08
Date: 29/01/2008
Time: 7:03:09 PM Sheet 65 of 72
File: AUDIO_AMP_NB2A.SchDoc
2
C
SPK
VR1
2x5K linear
NB2_SPEAKER
SPK_L+
SPK_L-
5V0
R22
AOUT_PBB
MIC
PARASITE PWR
R9
GND
AOUT_HOST
MICAMPIN
C4
1uF 6.3V
IN
C17
1uF 6.3V
3K3 1%
MIXER LEFT
MICAMPOUT
STEREO
AOUT_PBA.R
AOUT_HOST.R
AUDIO_IN
47K 1%
C27
1uF 6.3V
100K 1% 100K 1%
C50
4.7nF 25V
FROM AUDIO TEST JACK (R)
TP1
MIC
C8
1uF 6.3V
GND
AOUT_PBA.L
R7
47K 1%
C7
4.7nF 25V
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
NB2_SPEAKER
VOL
A
R19
100K 1%
C15
0.1uF 16V
R10
100K 1%
5V0
R18
8
10
9
2
MUX CNTR
22
68K 1%
R IN2
R IN1
R LOUT
4
16
19
27
18
25
VDD
VDD
VDD
VDD
NC
NC
5
DC VOL
17
L OUT-
SPK_L+
B
28
R OUT+
SPK_R+
26
R OUT-
SPK_R-
C12
U1
LM4849MH
C10
1uF 6.3V
SPK_L-
15
L OUT+
GND
GND
GND
GND
GND
GND
68K 1%
RIGHT
L IN2
L IN1
L LOUT
SPK
1
6
11
14
20
23
R11
HP SENSE
SHDWN
LEFT
IN
7
12
13
MUTE
STEREO
BYPASS
21
24
AUGND
HEADPHONES
220uF 10V
C16
SENSE
RIGHT
220uF 10V
AUGND
AUGND
R16
1K 1%
AUGND
AUGND
Line Out
LINEOUT
AUGND
C14
R27 1uF 6.3V
2K2 1%
AUGND
5V0
C23
10uF 20V
C
STEREO
LEFT
R25
2K2 1%
AUGND
RIGHT
LineAOUT_LR26
1K 1%
5V0
R13
1K 1%
C18
1uF 6.3V
LineAOUT_RR21
1K 1%
5V0
C24
0.1uF 16V
5V0
C25
0.1uF 16V
C28
0.1uF 16V
Sheet Title
Project Title
Size:
AUGND
1
HEADPHONE
LEFT
AUGND
AUGND
2
AUGND
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:09 PM Sheet 66 of 72
File: AUDIO_AMP_LM4849.SchDoc
3
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
B
R2MIC
220R 1%
C1MIC
10uF 10V
AUGND
1
2
3
MICAMPOUT
AMPOUT
MICOUT
AUGND
U1MIC
SHDN
GND
OUT
IN
BIAS
VCC
6
5
4
MICAMPIN
C2MIC
MICIN
0.1uF 16V
MAX9812L
MIC
R1MIC
2K2 1%
PARASITE PWR
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:09 PM Sheet 67 of 72
File: AUDIO_AMP_MAX9812L.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
Line In
J1
3
11
10
2
1
AUDIO_EXT
LINEIN R
LIN_R
LIN_L
LINEIN L
AUGND
MIC In
J2
3
11
10
2
1
PARASITE PWR
PARASITE PWR
MIC
MICIN
AUGND
Line Out
J3
3
11
10
2
1
AUDIO GREEN HEADER
LOUT_R
CON
LOUT_L
AUGND
Headphone Out
J4
3
HEADPHONE R
11 HEADPHONE SENSE
10
HEADPHONE L
2
1
AUDIO BLUE HEADER
HP_R
HP_SENSE
C
HP_L
AUGND
Amplifier Test
J5
3
11
10
2
1
AUDIO BLACK HEADER
AMPTEST L
AMPTEST R
AMP_L
AMP_R
AUGND
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:09 PM Sheet 68 of 72
File: CON_AUDIO_AC99.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
R1
10K 1%
AUDIOIF
AUDIOIF
1WIRE
DIN1
1WIRE
R2
120R 1%
DIN2
CS1_N
INT
R4
120R 1%
CS2_N
SCK1
SCK2
R6
120R 1%
DIN1
R3
DIN2
120R 1%
CS1_N
R5
EXT
CS2_N
120R 1%
SCK1
R7
SCK2
120R 1%
Sheet Title
Project Title
Size:
A4
NB2-Extender A Interface
NanoBoard NB2DSK01
Assy: D-810-0007
Revision: 08
Date: 29/01/2008
Time: 7:03:09 PM Sheet 69 of 72
File: NB2_EXTEND_A.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
B
AUDIOIF
1WIRE
DIN1
DIN2
CTRL
CS1_N
CS2_N
SCK1
SCK2
NB2_SPEAKER
SPK_L+
SPK_L-
SPK
C
SPK_R+
SPK_RVOL
AUD_1WIRE
LED_DIN1
LED_DIN2
LED_CS1
LED_CS2
LED_SCK1
LED_SCK2
SPK_L+
SPK_L-
VOL
SPK_R+
SPK_LLED_DIN2
LED_CS1
LED_DIN1
LED_SCK1
J1
1
3
5
7
9
11
13
15
2
4
6
8
10
12
14
16
SPK_R5V0
SPK_L+
LED_SCK2
LED_CS2
AUD_1WIRE
3V3
AUGND
SPK_R+
SPK_RVOL
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:09 PM Sheet 70 of 72
File: CON_NB2_EXTEND_A16.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
3V3
B
GND
4
5
1
R1
10K 1%
D1
3.3V
U1_NB
Vcc DATA
NC
PIOB
GND PIOA
DATA
R2
1K 1%
2
6
3
EXT_PROG
DS2406
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:09 PM Sheet 71 of 72
File: 1WB_DS2406_PROTECTED.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA
Standoffs For
Peripheral Board A
A
PB_MH1
MOUNTING HOLE 3MM SOLDER STANDOFF
PB_MH2
MOUNTING HOLE 3MM SOLDER STANDOFF
Standoffs For
Peripheral Board C
Mounting Holes
PCB Identifiers
PB_MH7
MH1
MH6
PB_MH8
MH2
MH7
PB_MH9
MH3
MH8
PB_MH10
MH4
PB_MH11
MH5
Standoffs For
Daughter Board
Fiducial Alignment
Components
LOGO1
PB_MH3
Nanoboard Logo
Standoffs For
Peripheral Board B
PB_MH4
PB_MH12
FD1
PB_MH5
PB_MH13
PB_MH6
PB_MH14
Nanoboard Logo
PCB1
Printed Circuit Board (Bare)
NB2-DSK1 PCB
FD2
FD3
C
Fiducial - Round
LOGO2
Fiducial - Round
Fiducial - Round
Sheet Title
Project Title
Size:
A4
Revision: 08
Date: 29/01/2008
Time: 7:03:09 PM Sheet 72 of 72
File: NB2DSK_Mounts.SchDoc
1
Altium Limited
Level 3/12A Rodborough Road
Frenchs Forest
NSW 2086
AUSTRALIA