illegal to specify multiple assign statements to the same wire in a

synthesizable code
that will become an output port of the module. The synthesis tools give a
syntax error that
a net is being driven by more than one