Scribd Logo
Importer

Bienvenue sur Scribd !

  • Lecture # 23: DMA Cascading

    Transféré par

    api-3812413
    11 vues5 pages
    The document discusses DMA cascading and programming models. It outlines the internal registers used in DMA including starting address, counter, current address, current counter, temporary address, temporary counter, status, command, intermediate memory, mode, mask, and request registers. It also briefly mentions DMA modes and the DMA status register.

    Description originale:

    Titre original

    23

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Formats disponibles

    DOC, PDF, TXT ou lisez en ligne sur Scribd

    Avez-vous trouvé ce document utile ?

    Ce contenu est-il inapproprié ?

    Signaler ce document
    The document discusses DMA cascading and programming models. It outlines the internal registers used in DMA including starting address, counter, current address, current counter, temporary address, temporary counter, status, command, intermediate memory, mode, mask, and request registers. It also briefly mentions DMA modes and the DMA status register.

    Droits d'auteur :

    Attribution Non-Commercial (BY-NC)
    Téléchargez comme DOC, PDF, TXT ou lisez en ligne sur Scribd
    Signaler comme contenu inapproprié
    11 vues5 pages

    Lecture # 23: DMA Cascading

    Transféré par

    api-3812413
    The document discusses DMA cascading and programming models. It outlines the internal registers used in DMA including starting address, counter, current address, current counter, temporary address, temporary counter, status, command, intermediate memory, mode, mask, and request registers. It also briefly mentions DMA modes and the DMA status register.

    Droits d'auteur :

    Attribution Non-Commercial (BY-NC)
    Téléchargez comme DOC, PDF, TXT ou lisez en ligne sur Scribd
    Signaler comme contenu inapproprié
    sur 5

    Lecture # 23

    DMA Cascading

    DMA Programming Model

    Base Register
    Count Register
    Higher Address Nibble/Byte is placed in Latch B.
    Internal Registers

    Register Number Width


    Starting Addre ss 4 16
    Counter 4 16
    Current Addre ss 4 16
    Current Counter 4 16
    Temporary Addre ss 1 16
    Temporary Counter 1 16
    Status 1 8
    Command 1 8
    Intermediate Memory 1 8
    Mode 4 8
    Mask 1 8
    Request 1 8
    DMA Modes
    DMA Status Register

    Vous aimerez peut-être aussi