Vous êtes sur la page 1sur 1

CHAROTAR UNIVERSITY OF SCIENCE AND TECHNOLOGY Faculty of Technology and Engineering

Assignment-1
Subject: VLSI Technology & Design (EC311) Year: 2012 Neetirajsinh Chhasatia Sem: VI (E&C)

1. Explain the Y chart (D Gajski chart). 2. Discuss the impact of different VLSI design styles upon the design cycle time and the achievable circuit performances. 3. Explain the architecture of FPGA. 4. Which are the different criteria to measure the design quality? 5. What is the difference between testing and verification?

6. 7. 8. 9.

Define terms: PLA, PAL, CPLD, and FPGA. Draw & Explain basic structure of CPLD also explains PAL like block in brief. Compare Gate array design and standard cell based design. Define the following a. Hierarchy b. Regularity c. Modularity d. Locality e. Moores Law

10. List out advantages of VLSI technology.

Last date of submission: 5/2/2012

Vous aimerez peut-être aussi