Vous êtes sur la page 1sur 5

Code No: RR310401 Set No.

1
III B.Tech I Semester Supplimentary Examinations, November 2007
DIGITAL IC APPLICATIONS
(Electronics & Communication Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆

1. (a) Draw the resistive model of a CMOS inverter and explain its behavior for
LOW and HIGH outputs?
(b) Compare HC, HCT, VHC and VHCT CMOS logic families with the help of
output specifications with VCC from 4.5V to 5.5V? [8+8]

2. (a) Draw the circuit diagram of basic CMS gate and explain the operation?
(b) Design a transistor circuit of 2-input ECL NOR gate? Explain the operation
with the help of function table? [8+8]

3. (a) What is the importance of time dimension in VHDL and explain its function?
(b) Design the logic circuit and write a data-flow style VHDL program for the
following function?
F (X) = ΣA,B,C,D (0,1,3,5,14) + d(8,15) [8+8]

4. (a) Using two 74×138 decoders design a 4 to 16 decoder?


(b) Write a data flow style VHDL program for the above design? [8+8]

5. Design a 16-bit ALU using 74×381 and 74×182 ICs? [8+8]

6. (a) Draw the logic diagram of 74×74 IC and explain the operation? Develop the
VHDL model for this IC?
(b) Design a switch debouncer circuit using 74×109 IC? Explain the operation
using timing diagram? [8+8]

7. (a) Design an 8-bit parallel-in and parallel-out shift register and explain the op-
eration?
(b) Write data-flow style VHDL program for the above circuit? [8+8]

8. (a) Explain the internal structure of 64Kx1 DRAM? With the help of timing
waveforms discuss DRAM access?
(b) Explain XC4000 programmable interconnect structure? [8+8]

⋆⋆⋆⋆⋆

1 of 1
Code No: RR310401 Set No. 2
III B.Tech I Semester Supplimentary Examinations, November 2007
DIGITAL IC APPLICATIONS
(Electronics & Communication Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆

1. (a) Design CMOS transistor circuit for 2-input AND gate? With the help of
function table explain the circuit?
(b) Draw the resistive model of a CMOS inverter and explain its behavior for
LOW and HIGH outputs? [8+8]

2. (a) Design a TTL three-state NAND gate and explain the operation with the help
of function table? [8]
(b) Explain the following terms with reference to TTL gate?
i. Logic levels
ii. DC Noise margin
iii. Low-state unit load
iv. High-state fanout [4+4]

3. (a) Explain data-flow design elements of VHDL?


(b) Design the logic circuit and write a data-flow style VHDL program for the
following function?
F (X) = ΣA,B,C,D (1,4,5,7,12,14,15) + d(3,11) [8+8]

4. (a) Using two 74×138 decoders design a 4 to 16 decoder?


(b) Write a data flow style VHDL program for the above design? [8+8]

5. (a) Design a full subtractor with logic gates and write VHDL data flow program
for the implementation of the above subtractor?
(b) Using the above subtractor design a 8-bit ripple subtractor and write the
corresponding VHDL program? [8+8]

6. With the help of logic diagram explain the function of PAL16R6? Explain how an
8-bit synchronous binary counter can be realized with this device? [8+8=16]

7. (a) Explain LFSR? Design a4-bit LFSR using flip-flops and associated logic? List
out all states with initial state as 0101?
(b) Explain how serial data communication is possible using 74×166 as transmitter
and 74×164 as receiver? [8+8]

8. (a) Determine the ROM size needed to realize the logic function performed by
74x153 and 74x139?

1 of 2
Code No: RR310401 Set No. 2
(b) With a neat diagram explain the general architecture of CPLD? Discuss the
key features of Xilinx XC9500 CPLD family? [8+8]

⋆⋆⋆⋆⋆

2 of 2
Code No: RR310401 Set No. 3
III B.Tech I Semester Supplimentary Examinations, November 2007
DIGITAL IC APPLICATIONS
(Electronics & Communication Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆

1. (a) Draw the transistor logic inverter circuit and analyze the circuit behavior with
the help of transfer characteristics?
(b) What are the parameters that are necessary to define the electrical character-
istics of CMOS circuits? Mention the typical values of a CMOS NAND gate?
[8+8]
2. (a) Design a transistor circuit of 2-input ECL NOR gate? Explain the operation
with the help of function table?
(b) A single pull-up resistor to +5V is used to provide a constant-1 logic source
to 15 different 74LS00 inputs. What is the maximum value of this resistor?
How much high state DC noise margin can be provided in this case? [8+8]
3. (a) Design a logic circuit to detect prime number of a 4-bit input? Write the
VHDL program for the above design?
(b) Design the logic circuit and write a data-flow style VHDL program for the
following function?
F (P) = ΣA,B,C,D (1,5,6,7,9,13) + d(4,15) [8+8]
4. (a) Using two 74×138 decoders design a 4 to 16 decoder?
(b) Write a data flow style VHDL program for the above design? [8+8]
5. (a) Design a full adder using two half adders? Write VHDL data flow program
for the above implementation? [4+4]
(b) Using full adders design an 8-bit ripple carry adder and write the correspond-
ing VHDL program? [8]
6. (a) Distinguish between latch and flip-flop? Show the logic diagram for both?
Explain the operation with the help of function table? [4+4]
(b) Design a conversion circuit to convert a T flip-flop to J-K flip-flop? [8]
7. (a) Design an 8-bit parallel-in and serial-out shift register? Explain the operation
of the above shift register with the help of timing waveforms?
(b) Draw the logic diagram of 74×194 and explain the operation? [8+8]
8. (a) Explain the internal structure of 64Kx1 DRAM? With the help of timing
waveforms discuss DRAM access?
(b) Explain XC4000 programmable interconnect structure? [8+8]

⋆⋆⋆⋆⋆

1 of 1
Code No: RR310401 Set No. 4
III B.Tech I Semester Supplimentary Examinations, November 2007
DIGITAL IC APPLICATIONS
(Electronics & Communication Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆

1. (a) Explain how to estimate sinking current for low output and sourcing current
for high output of CMOS gate?
(b) Explain the behavioral difference between simple transistor logic inverter and
schottkey logic inverter? [8+8]

2. (a) Draw the circuit diagram of basic TTL NAND gate and explain the three
parts with the help of functional operation?
(b) List out TTL families and compare them with reference to propagation delay,
power consumption, speed-power product and low level input current? [8+8]

3. (a) Explain data-flow design elements of VHDL?


(b) Design the logic circuit and write a data-flow style VHDL program for the
following function?
F (X) = ΣA,B,C,D (1,4,5,7,12,14,15) + d(3,11) [8+8]

4. (a) Using two 74×138 decoders design a 4 to 16 decoder?


(b) Write a data flow style VHDL program for the above design? [8+8]

5. What are the functions performed by 74×181 ALU? Draw the function table? Write
VHDL program for this IC? [4+4+8]

6. (a) Design a conversion circuit to convert a T flip-flop to J-K flip-flop? Write a


data-flow VHDL program?
(b) With the help of logic diagram discuss PAL16R8? [8+8]

7. (a) Design a 3-bit LFSR counter using 74x194? List out the sequence assuming
that the initial state is 001?
(b) Explain with timing waveforms, different operations during one clock cycle in
a synchronous system structure? [8+8]

8. (a) Draw the basic cell structure of Dynamic RAM? What is the necessity of
refresh cycle? Explain the timing requirements of refresh operation?
(b) Discuss in detail ROM access mechanism with the help of timing waveforms?
[8+8]

⋆⋆⋆⋆⋆

1 of 1