ABSTRACT

MAC (Multiply and Accumulate) unit plays an important role in typical algorithms incorporated in digital signal processing (DSP) applications. The high throughput required by real time processing systems demands for the development of very high speed multiplier and accumulator unit. Different architectures for high speed multipliers are available in the literature, among them the parallel solutions are most suitable for high speed pipeline implementations. As the multiply sub-unit in the MAC unit was dominant block in dictating the net final performance of the MAC unit, hence a rigorous study of various multiplication algorithms was performed to essentially meet our demands of low power high performance. After a comparative study of various multiplication algorithms, Modified Booth algorithm was chosen as it met our requirements for designing of low power and high performance MAC unit.

CONTENTS
Page no. Chapter 1 INTRODUCTION 1.1 Need of MAC unit? Chapter 2 Chapter 3 FULL ADDER STUDY OF MULTIPLICATION ALGORITHMS 3.1 Serial Binary Multiplier 3.2 Braun Multiplier 3.3 Baugh-Wooley Multiplier 3.3.1 Multiplying two 2s complement numbers 3.3.2 Baugh-Wooley multiplication algorithm 3.4 Booth Algorithm 3.4.1 Multiplication Using Radix-2 Booth Recoding 3.4.2 Advantages 3.5 Modified Booth Algorithm 3.5.1 Multiplication Using Radix-4 Booth Recoding 3.5.2 Advantages 3.6 Choice of Architecture Chapter 4 IMPLEMENTATION 4.1 Braun Multiplier Based MAC Unit 4.1.1 Full adder 4.1.2 Braun MAC inner module 4.1.3 Top module 4.1.4 Test bench code 4.2 Baugh-Wooley Multiplier based MAC Unit 4.2.1 Full adder 4.2.2 Gray cell 4.2.3 White cell 4.2.4 Baugh-Wooley MAC inner module 4.2.5 Top module ii 1 2 3 4 4 4 7 7 7 11 11 13 13 14 14 16 17 17 18 18 23 24 26 27 27 27 28 31

4.2.6 Test bench code 4.3 Modified Booth Multiplier based MAC Unit 4.3.1 Modified booth MAC inner module 4.3.2 Top module 4.3.3 Test bench code Chapter 5 SOFTWARE 5.1 Hardware Description Language (HDL) 5.1.1 Design Using HDL 5.2 History of VERILOG 5.2.1 Beginning 5.2.2 Verilog-95 5.2.3 Verilog-2001 5.2.4 Verilog-2005 5.3 VERILOG Description Chapter 6 SIMULATION RESULTS AND DISCUSSION 6.1 RTL Schematics 6.1.1 Top Module of Braun multiplier based MAC Unit 6.1.2 Top Module of Baugh-Wooley multiplier based MAC Unit 6.1.3 Top Module of Modified Booth Multiplier based MAC Unit 6.2 Waveforms 6.2.1 Wave form of Braun Multiplier based MAC Unit 6.2.2 Wave form of Baugh-Wooley multiplier based MAC Unit 6.2.3 Wave form ofModified Booth Multiplier based MAC Unit 6.3 Power and Delay report 6.3.1 Power and Delay report of Braun MAC 6.3.2 Power and Delay report of Baugh-Wooley MAC 6.3.3 Power and Delay report of Modified booth MAC 6.4 Discussion

32 34 35 37 38 40 40 40 41 41 41 42 42 42 44 44 44 46 48 50 50 51 52 53 53 53 54 54

Chapter 7

CONCLUSION

55

iii

Chapter 8

FUTURE SCOPE 8.1 Parallelism 8.2 Pipelining 8.3 Complex MAC (CMAC) BIBLIOGRAPHY

56 56 56 56 57

iv

LIST OF FIGURES
Sl. No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Fig. No. 1.1 2.1 3.1 3.2 3.3 3.4 3.5 3.6 4.1 4.2 4.3 6.1 (a) 6.1 (b) 6.2 (a) 6.2 (b) 6.3 (a) 6.3 (b) 6.4 6.5 6.6 Fig. Name Block Diagram of MAC Unit Binary Full Adder Multiplication of two numbers using Braun algorithm Block Diagram of Braun Multiplier Baugh-Wooley multiplier basic cells Block Diagram of 4*4 Baugh-Wooley multiplier Flow chart illustrating Booths algorithm Flow chart illustrating Modified Booth algorithm Braun multiplier based MAC Unit Baugh-Wooley multiplier based MAC Unit Modified Booth multiplier based MAC Unit RTL Schematic of Braun MAC RTL Schematic of Braun MAC inner module RTL Schematic of Baugh-Wooley MAC RTL Schematic of Baugh-Wooley MAC inner module RTL Schematic of Modified Booth MAC RTL Schematic of Modified Booth MAC inner Waveform of Braun multiplier based MAC Unit Page No. 1 3 5 6 9 10 12 15 17 26 34 44 45 46 47 48 49 50

Waveform of Baugh-Wooley multiplier based MAC Unit 51 Waveform of Modified Booth multiplier based MAC Unit 52

LIST OF TABLES
Sl.No. 1 2 3 4 5 6 7 Table No. 2.1 3.1 3.2 6.1 6.2 6.3 6.4 Table Name Truth Table for Binary Full Adder Booth algorithm Recoding Table Modified Booths algorithm Recoding Table Power report of Braun MAC unit Power report of Baugh-Wooley MAC unit Power report of Modified booth MAC unit Comparison of MAC Units Page No. 3 13 14 53 53 54 54

vi