Académique Documents
Professionnel Documents
Culture Documents
Roland Scherzinger MIPI Application Expert Digital Test Division Agilent Technologies
Agenda
Introduction, Smart Device Overview
Outlook
Audio, Music
MP3, WMA, AAC,
Maps
GPS, aGPS
Agenda
Introduction, Smart Device Overview
Outlook
UniPort
DSI-1
Display
CSI-2
Camera
Speaker
SLIMbus
Future Mobile **
Microphone
DRAM
UFS **
Mass Storage
MEMs
SPMI UniPort
DSI-2
BIF
Power Management
LLI
Coprocessor or Switch
Display
CSI-3
Camera
DigRFTM
UFS**
Mass Storage
RFFE Control
DigRF v4
Unipro M-PHY
Physical Standard
D-PHY
Page 9
Agenda
Introduction, Smart Device Overview
Outlook
D_PHY DSI
Mobile Controller
D-PHY CSI
Bidirectional
Lane Scalability
Up to 4 Lanes + 1 clock lane
Power
Low Operational power Very Low Standby power
2 data lanes MIPI D-PHY Link Example Master drives the clock
Data Identifier: Contains the Data Type Information (Short vs. Long)
denotes the format/content of the Payload Data.
Agenda
Introduction, Smart Device Overview
Outlook
Clocking method
HS LS
1 & 1, 2 & 3 , 5 & 6 Gb/s PWM: SYS: 10 kb/s-600 Mb/s RefClk rate
RefClk frequencies Data BURST encoding Power efficiency (overall) CDR at receive side TX pre-emphasis / RX equalization Signal levels (supply independent!) Configuration
19.2 / 26 / 38.4 / 52 MHz 8b10b <10pJ per payload-bit Yes for HS, No for LS(-only) No / Not specified 0 - 200mVRT - 400mVNT (large drive) 0 - 100mVRT - 200mVNT (small drive) Using protocol & PHY mechanisms
Applications: DigRF v4
UniPRO
CSI / DSI / UFS / GBT LLI
8b10b coder
P2S
M-PHY
TX-LD M-TX M-RX
T X F S M
R X F S M
8b10b decoder
S2P
Do
DR
M-PHY Scope
TXDP
RXDP
RT ZHI
VLD
RT RT ZHI
RXAM P
TX-LD
TXDN
RXDN Terminations
PWM
Pulse-Width-Modulation
Self-Clocking
PWM 1-bit
PWM 0-bit
TPWM-MAJOR (DIF-N)
TPWM_MINOR (DIF-P)
HS LP
Electrical signaling
HS Clocking method HS Line coding
HS
LP
SLVS-200 LVCMOS1.2V
DDR Source-Sync Clk None or 8b9b
Power Energy/bit
Receiver CDR required
Low
No
Lower
Yes
No Disallowed
Yes Allowed
DigRF V4 Overview
DigRF v4 is the next generation link between the BB-IC and RFIC in a mobile device, enabling LTE and WiMAX data rates Bus between BB-IC and RF-IC must support high traffic flows 4G standards (LTE, WiMAX) enable downlink speed of over 300 MBit/s
LTE / WiMAX
BB-IC
RF-IC
High Speed data DigRF V4 is an enabling technology for LTE and WiMAX Applications
Confidential 24
UniPro Overview
D-PHY and M-PHY High Scalable Bandwidth with low pincount Low power consumption Reliable packet based, latency-aware Traffic Classes Network architecture Connection management Device discovery Remote configuration Security
Agenda
Introduction, Smart Device Overview
Outlook
Test Applications
Electrical Layer
TX & RX Compliance (Scope & Generator (BERT))
BringUp & Debug (Scope)
Expected Data
Stimulus Data
RX
Compare
Errors
Bit Error Ratio
Agenda
Introduction, Smart Device Overview
Outlook
Page 31
3 lanes support
High Speed and Low power mode N4851B Analysis Probe Speed : up to 1Gbps per lane 4 lanes support Flying leads or soft touch Full Protocol Triggering
Notes : Loopback board orderable N4850-66402 for around $750. Dynamic termination board available from UNH-IOL.
Real-time capture
Camera
Compliance test
Notes : - Analyzer operates in high impedance mode - Dynamic Termination required on target System - Camera= bus Master
Display
Logic Analyzer
N4851B
Controller
Challenge : simulating various CSI devices Generate Real-time CSI traffic 1Gbps on 3 lanes Capture and replay
uC
MIPI DPhy
Oscilloscope
Logic Analyzer
Packet View
Protocol Analysis
Initialization commands
Sync Events
Delta Time critical
Agenda
Introduction, Smart Device Overview
Outlook
I Q I Q I Q I Q EOF I Q I Q I Q I Q EOF
Various knowledge/techniques are required for DigRF analysis. In particular there are new high speed digital physical layer and protocol level testing and validation required.
logic loopback
8b/10b encode
TX IO cell
Debug Port
logic loopback
8b/10b encode
TX IO cell
Debug Port
RF IC
BB IC
DigRF evaluation begins with the digital physical layer evaluation. Digital quality is tied directly to the final RF quality Preliminary Compliance test with UDA
Tx
RF-IC
Rx
N5343A Exerciser
Spectrum Analyzer
DigRF
RF
DSP
uC
Vis Port
BB-IC
DigRF v3.xx
DigRF v3.xx
RF-IC
Digital
RF
Vector Signal Analysis
DigRF Analyzer
DigRF Packet Analysis
Oscilloscope
Signal Analyzer
Agenda
Introduction, Smart Device Overview
Outlook