Frame Structure of the Digital Signal Hierarchies 2..

Siemens

Frame Structure of the Digital Signal Hierarchies 2..4

Contents
1 2 3 Frame Structure of 8, 34, 140 Mbit/s Hierarchies Timing Sequence of the Multiplex Process Transmission of Additional Data Channels with Y-Bits 3 11 13

TT2510EU01AL_01

Siemens

Frame Structure of the Digital Signal Hierarchies 2..4

TT2510EU01AL_01

Frame Structure of the Digital Signal Hierarchies 2..4

Siemens

Frame Structure of 8, 34, 140 Mbit/s Hierarchies

TT2510EU01AL_01

Siemens

Frame Structure of the Digital Signal Hierarchies 2..4

Alignment word The frame of all hierarchy levels begin with the frame alignment word (FAW), by means of which the receiving system (demultiplexer) detects the beginning of the frame and is thus able to interpret the following bit positions correctly. Besides, an inservice-supervision of the incoming signals bit error rate can be performed by continuous evaluation of the FAW. Signaling bits D, N Immediately after the FAS the signaling bits D and N are transmitted. They provide information about the state of the opposite transmission direction. Hereby, urgent alarms (failure) are signaled via the D-bit (remote alarm indication RAI), and nonurgent alarms (interference) via the N-bit. If it is possible to renounce the backward transmission of non-urgent alarms, the N-bit can be used for the asynchronous transmission of external data (so-called Y-data channels via V.11 interface). Blocks TB Here the signals (tributary bits) of channels 1...4 are transmitted bit-by-bit interleaved. Blocks JS These blocks consist of 4 bits and contain the justification service bits of channels 1...4. In order to provide a protection against transmission errors, the justification bits are transmitted in a redundant way and evaluated on the receiving end by majority decision. The 3 JS blocks (5 at 140 Mbit/s) contain the same information in the bit error-free state. If, due to a transmission error, one of the justification service bits (2 at 140 Mbit/s) is wrongly detected, the majority decision nevertheless allows the correct evaluation of the following justification bit positions. A wrong interpretation of the justification bit position would inevitably result in a desynchronization of the affected subsystem.

TT2510EU01AL_01

Frame Structure of the Digital Signal Hierarchies 2..4

Siemens

1014 1012 1010 (3J) (2J)

Average time interval between loss of frame alignment due to errors, s

108 106 104 102 100

1 year

1 day 1h

3.10-5

10-9

10-8

10-7

10-6

10-5

10-4

10-3

10-2

Line error rate Pe

Fig. 1

TT2510EU01AL_01

Siemens

Frame Structure of the Digital Signal Hierarchies 2..4

Probability of a loss of synchronization depending on the bit error rate due to

l

Loss of the justification information: Loss of the frame alignment:

(2 J) (3 J) (2) (3)

at at at at

8 Mbit/s 140 Mbit/s 8 Mbit/s 140 Mbit/s

Block JT This block contains the justification bit positions (justifying bit or tributary bit) and is integrated into a TB block. By use respectively non-use of this bit position, the transmission capacity is matched of the individual channels (as described in the previous sections).

TT2510EU01AL_01

Frame Structure of the Digital Signal Hierarchies 2..4

Siemens

8-Mbit/s-Pulse Frame
Number of bits per block 4x212=848 bits

Block I
1 10 1112 13

II
212 1 4 5

III
212 1 4 5

IV
212 1 4 5
JT

8 9

TB (200 bit)

JS

TB (208 bit)

JS

TB (208 bit)

JS

TB (208 bit)

TB JS JT
1 1 1 1 0 1 0 0 0 0 D N

Tributary bits Justification service bits Justifying bit or tributory bit

of the 2-Mbit/ssignals Nr. 1 to 4 bit-by-bit interleaved

Frame alignment signal

Service bits

Bitrate: Number of bits per frame: Number of tributary bits per frame: Frame length: Nominal justification bitrate:
Fig. 2

either 8448 kbit/s 3 x 10 or 8448 kbit/s 30 ppm 848 820...824 100.38 s ca. 4.23 kbit/s

-5

TT2510EU01AL_01

Siemens

Frame Structure of the Digital Signal Hierarchies 2..4

34-Mbit/s-Pulse Frame
Number of bits per block 4x384=1.536 bits

Block I
1 10 11 12 13

II
384 1 4 5

III
384 1 4 5

IV
384 1 4 5
JT

8 9

384

TB (372 bit)

JS

TB (380 bit)

JS

TB (380 bit)

JS

TB (380 bit)

TB JS JT
1 1 1 1 0 1 0 0 0 0 D N

Tributary bits Justification service bits Justifying bit or tributory bit

8-Mbit/s-signals Nr. 1 to 4 bit-by-bit interleaved

Frame alignment signal

Service bits

Bitrate: Number of bits per frame: Number of tributary bits per frame: Frame length: Nominal justification bitrate:
Fig. 3

either 34368 kbit/s 2 x 10 or 34368 kbit/s 20 ppm 1536 1508...1512 44.69 s ca. 9.75 kbit/s

-5

TT2510EU01AL_01

Frame Structure of the Digital Signal Hierarchies 2..4

Siemens

140-Mbit/s-Pulse-Frame
Number of bits per block

6x488=2928 bits

Block I 1

II 4 5

III 488 1 4 5

IV 488 1 4 5

V 488 1 4 5

VI 488 1 4 1 5 4 8 9 JT 488

12 13 16 17 488 1

TB JS (472 bit)

TB (484 bit)

JS

TB (484 bit) TB JS JT

JS

TB (484 bit)

JS

TB (484 bit)

JS

TB (484 bit)

1 1 1 1 1 0 1 0 0 0 0 0 D N Y1 Y2

Tributary bits Justification service bits Justifying bit or tributory bit

Frame alignment signal

Service bits

Bitrate: Number of bits per frame: Number of tributary bits per frame: Frame length: Nominal justification bitrate:
Fig. 4

either 139264 kbit/s 15 x 10 or 139264 kbit/s 15 ppm 2928 2888...2892 21.03 s ca. 19.93 kbit/s

-6

TT2510EU01AL_01

Siemens

Frame Structure of the Digital Signal Hierarchies 2..4

In addition to the service bits this frame has two data bits, which can be used for the asynchronous transmission of external data signals with bitrates of up to approx. 10 kbit/s.

10

TT2510EU01AL_01

Frame Structure of the Digital Signal Hierarchies 2..4

Siemens

Timing Sequence of the Multiplex Process

Address difference bit 3 4 5 6 N JS/JT N+1 JS N+2 JS JS Frame JS FAS

FAS

JS

JS/JT

FAS

0 1 1 T content of the justification bit position JT justification service bit position JS

1 J

0 T T: occupied with tributary signal J: occupied with justification bit 1: Justification bit in following JT position 0: Tributary bit in following JT position

Fig. 5 Time sequence of the address difference in the elastic store depending on the frame structure

TT2510EU01AL_01

11

Siemens

Frame Structure of the Digital Signal Hierarchies 2..4

The figure shows an example of the time sequence of the address difference between write in respect. read out address of the elastic store along several frames. The rising edges (reduction of the distance between addresses) occur in the tributary information blocks, i.e. when the store is read out. Every time if no tributary information is transmitted (with JS, FAS) the read out process is interrupted (1 clock at JS, 3 clock at FAS) and the difference between the addresses increases accordingly (1 address at JS, 3 addresses at FAS). Despite of these interruptions of the read out process, the actual read out timing frequency is higher than the write in frequency. The necessity of the justification is determined in frame Nr. N (getting below the difference of 3 bits). Then all justification service bits (JS) of the affected channel are set to 1 in frame N + 1. When the justification bit position (JT) in frame N + 1 is reached, the read-out address is stopped during one clock cycle ; the transmitted bit is interpreted as justification bit and the difference between the addresses increases by one address. Example: Let us look at a multiplex system 2/8 Mbit/s and at the structure of the 8 Mbit frame. The nominal write in frequency is fE = 2048 kHz. The elastic store is read out during the tributary information blocks with one fourth of the system clock: fP = 8448 kHz/4 = 2112 kHz This read out clock is interrupted by the JS, FAS blocks. The actual read out rate results from the relation of tributary bits per frame to the overall number of bits:
824bits = 2052.23kHz 848bits

f M = 2112kHz

The nominal justification bitrate fj can be calculated from the difference between fM and fE. fj = 2052.23 kHz - 2048 kHz = 4.23 kHz

12

TT2510EU01AL_01

Frame Structure of the Digital Signal Hierarchies 2..4

Siemens

Transmission of Additional Data Channels with Y-Bits

TT2510EU01AL_01

13

Siemens

Frame Structure of the Digital Signal Hierarchies 2..4

With the frame of the 8 and 34 Mbit/s hierarchy the N-alarm bits can be used for transmission of external data channels. The 140 Mbit/s frame has two specially designed bit positions (so-called Y-bits) for this purpose. The bitrate for one Y-bit corresponds to the frame clock. This bitrate cannot be used for the external signal, as for this a synchronization to the frame clock would be necessary. Therefore, the maximum allowable bitrate for the external data signal is restricted to approx. one fifth of the Y-bitrate. One bit of the signal to be transmitted is then sampled several times by the Y-bits (Oversampling). The distortion of the transmitted signal results from the relation of the Y-bitrate to the bitrate of the signal to be transmitted.

14

TT2510EU01AL_01

Frame Structure of the Digital Signal Hierarchies 2..4

Siemens

original signal

Y-bits

reproduced signal

Fig. 6

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

TT2510EU01AL_01

15

Siemens

Frame Structure of the Digital Signal Hierarchies 2..4

16

TT2510EU01AL_01