Vous êtes sur la page 1sur 6

PEDS2009

High-Gain Switched-Coupled-Inductor Boost Converter


Ian Laird, Dylan Dah-Chuan Lu and Vassilios G. Agelidis
School of Electrical and Information Engineering University of Sydney NSW 2006 Australia

AbstractWhen a low voltage DC power source is used, a DC-DC converter with a high step-up voltage gain is required to raise the voltage to more applicable levels. This is typically achieved in classical converters which often have to be driven by pulse width modulation (PWM) waves with extremely high duty cycles. Although theoretically step-up converters can achieve an innite gain as the duty cycle approaches unity, in reality the gain will peak due to losses in the converter. Increasing the duty cycle beyond this point will only degrade the voltage gain. A solution to this problem is to use a converter that will produce the desired gain at a smaller duty cycle. This paper proposes replacing the inductor in the classical boost converter with a switched-coupled-inductor (SCL) conguration in order to achieve high gains with moderate duty cycles. Mathematical analysis is presented along with selected experimental results to support the theoretical considerations.

I. I NTRODUCTION Small scale distributed power systems are growing in acceptance and usage every day. This is due to a number of benets that distributed power systems provide that centralised power generation does not. For example they can provide an end user with backup power in case the grid fails. In remote areas where it is either too difcult or expensive to connect to the grid, these systems provide a source of power. They are also suited for use with renewable technologies that are cost effective on a small scale such as photovoltaics (PV) and thermoelectrics (TE). However due to their small scale, distributed power systems tend to generate low voltage levels which are unsuitable for many applications or feeding back into the grid. As such highgain, step-up converters are required in order to produce the desired voltage levels. Classical DC-DC step-up converters include the boost, buck-boost, Cuk and Sepic. However in order to achieve this gain, classical converters often have to be driven by pulse width modulation (PWM) waves with extremely high duty cycles (D > 0.9). Despite some converters being theoretically able to produce these high conversion ratios, in reality the maximum ratio is limited by the commutation times of the transistor and diode. These times become critical as they constitute a larger portion
This project was sponsored by an Australian Postgraduate Award (APA), the Norman I. Price scholarship and in part by the ARC Discovery Projects (Project Code: DP0985867) Corresponding author contact: ian.laird@ee.usyd.edu.au

of the total period as the frequency increases. For step-up operation, the large duty cycles results in a small conduction time for the diode. Thus if the frequency is increased too much, the commutation times will take up all of the diodes conduction [1]. As a result the range of usable duty cycle values and hence the maximum gain, shrinks with increasing frequency [2]. Designing at lower frequencies will mean larger inductors and capacitors to achieve the same ripple currents and voltages as for higher frequencies. Alternately if higher frequencies are used, the extreme duty cycle will mean the inductor current will fall rapidly during the diodes conduction and hence produce a large EMI emission. Also the short conduction time will mean the diodes current will have a high peak in order to produce the same average current similar to the step-down situation for the transistor encountered in [3]. The diode could also malfunction as there might not be enough time for it to fully turn off and on during its short conduction period [4]. Several switching blocks, that use either capacitor or inductor switching, are described in [4]. These blocks consist of either 2 capacitors and 2-3 diodes (C-switching) or 2 inductors and 2-3 diodes (L-switching). These blocks are inserted into classical converters (such as the buck and boost) in the place of the capacitors or inductors typically used for energy conversion. The high step-up gain is achieved by using the diodes to ensure that the capacitors/inductors are charged in parallel and discharged in series. These blocks store less energy in their electric/magnetic elds and thus are smaller, lighter and cheaper than an equivalent transformer. Coupled-inductors have been used to achieve this high stepup without using extreme duty cycles. The drawback of this method though is that the leakage energy can induce high voltage stresses and large switching losses. Converters have been proposed that handle the leakage energy such as in [5]. This paper proposes replacing the inductor in the classical boost converter with switched-coupled-inductor (SCL) conguration in order to achieve high gains with moderate duty cycles. The paper is organised as follows. Section II outlines the circuits operation and switching states. Section III shows the derivation of various circuit parameters and design equations. Section IV compares the SCL boost with various other topolo-

423

PEDS2009

(a) Mode 1 Fig. 1. Switched-coupled-inductor (SCL) boost converter

gies. Section V outlines the experimental verication of the analysis through the testing of a constructed converter. Finally conclusions are drawn in Section VI.

II. P RINCIPLES OF O PERATION The proposed circuit is shown in Fig. 1. N1 and N2 are coupled such that N1 < N2 . Since this converter is based on the boost, the output voltage will always be greater than the input (Vo Vi ). For the following discussion and equations, Ton = t1 t0 and Tof f = t2 t1 . The converter is able to operate in both the continuous conduction mode (CCM) and the discontinuous conduction mode (DCM). Modes 1 and 2 describe the entirety of the continuous and part of the discontinuous operation of the converter while mode 3 relates specically to discontinuous operation. The equations derived for mode 1 and 2 can be used for CCM by substituting Tof f = T Ton or for DCM by substituting ILm min = 0. The switching diagrams of these modes are shown in Fig. 2.
(b) Mode 2

(c) Mode 3 Fig. 2. Proposed converter modes of operation

A. Continuous Conduction Mode (CCM) As mentioned above, CCM is described by modes 1 and 2 as shown in Fig. 2a and 2b. The switching waveforms for CCM are shown in Fig. 3. 1) Mode 1 [t0 - t1 ]: At t0 switch S turns on. This puts DF W in reverse bias so that the load is supplied by only the energy stored in Co . D1 becomes forward bias allowing current in the magnetising inductor, Lm , to build up from its minimum value (i.e. iLm (t0 = 0) = ILm min ). The voltage on N1 is reected on N2 such that |v1 | < |v2 |. Therefore according to Kirchhoffs voltage law (KVL), D2 becomes reverse bias. Therefore the non-zero voltages and currents during this stage are:

v1 (t) = Vi v2 (t) = iLm (t) =


N2 N1 Vi Vi Lm t + ILm min N2 N1

vDF W (t) = Vo Vi iCi (t) = Lm t ILm min + Ii iC (t) = Io


o

vD2 (t) = 1

Vi

for t0 t t1

(1)

2) Mode 2 [t1 - t2 ]: At t1 switch S turns off and stops Lm from storing any more energy. N2 reverses its polarity causing D2 and DF W to become forward bias. Energy stored in Lm is magnetically transferred to N2 and then released into

424

PEDS2009
Co and the load, causing the current in N2 to drop from its maximum value (i.e. i2 (t1 = Ton ) = IL2 max ). The voltage on N2 is reected on N1 and thus again according to KVL, D1 becomes reverse biased. Therefore the non-zero voltages and currents during this stage are: v2 (t) = Vi Vo i2 (t) = v1 (t) =
N1 N2 Vi Vo N2 2 Lm N1 N1 N2

(t Ton ) + IL2 max (Vi Vo )

(Vi Vo )

vD1 (t) = 1 vDS (t) = Vo

Vi Vo iCi (t) = Ii N2 2 (t Ton ) IL2 max Lm N1 Vi Vo iCo (t) = N2 2 (t Ton ) + IL2 max Io
N1

for t1 t t2

Lm

(2)

B. Discontinuous Conduction Mode (DCM) As mentioned above, DCM is described by modes 1, 2 and 3 as shown in Fig. 2a, 2b and 2c. The switching waveforms for DCM are shown in Fig. 4. 1) Mode 3 [t2 - t3 ]: If the converter is operating in continuous conduction mode (CCM) then t2 will mark the end of the period and the circuit will return to the rst switching state. However if it is operating in discontinuous conduction mode (DCM) then at t2 the current in N2 will have dropped to zero and thus the voltage on N1 will also be zero. With no current owing in the inductors, all the diodes will turn off. Therefore the load is supplied by only the energy stored in Co as was the case during stage 1. An analysis of the circuit shows it is possible for the diodes and switch to take on a range of values according to the following equations and marked by the gray sections in Fig. 4. Vi Vo < vD1 (t) < 0 Vi Vo < vD2 (t) < 0 for t2 t t3 Vi Vo < vDF W (t) < 0 Vi < vDS (t) < Vo

(3)

The actual voltage of the diodes and switch is based on how fast the switch voltage can discharge. As this is usually very quick the equations above become: vD1 (t) 0 vD2 (t) 0

vDF W (t) Vi Vo vDS (t) Vi

for t2 t t3

(4)

III. C ONVERTER A NALYSIS A. Converter gain Taking the voltage-second balance of Lm we obtain the following converter gain:

Fig. 3. CCM waveforms (a) Switch voltage (b) D1 voltage (c) D2 voltage (d) DF W voltage (e) Coupled inductor voltage (N1 = dotted, N2 = solid) (f) Coupled inductor current (N1 = dotted, N2 = solid) (g) Output capacitor current (h) Input capacitor current

425

PEDS2009
N1 (Vi Vo ) Tof f = 0 N2 N1 N1 Tof f = Vo Tof f Vi Ton + N2 N2 N2 Ton Vo = +1 Vi N1 Tof f

Vi Ton +

(5)

B. Inductor ripple current During t0 - t1 current builds up in N1 such that it reaches a maximum at t1 . Similarly during t1 - t2 current decreases in N2 to a minimum at t2 . Therefore by using i1 (t1 = Ton ) = ILm max and i2 (t2 = Ton + Tof f ) = IL2 min to evaluate the inductor current in (1) and (2) respectively we obtain the following: I1 = I2 = Vi Ton Lm Vo Vi
N2 N1 2

(6) Tof f (7)

Lm

C. Capacitor ripple voltage 1) Output capacitor: The derivation of the ripple on the output capacitor is the same as for a regular boost converter. During t1 - t2 the current in Co decreases in a linear fashion and thus the voltage across Co follows a parabolic path that increases to a maximum, VComax . Substituting iCo (t) given in vC (2) into iC (t) = C dd t we obtain the following: vCo (t) = Vi Vo 2
N2 N1 2

Lm Co

t2 2Ton t +

IL2 max Io t+K Co (8)

where K = constant Since the maximum voltage occurs when


N2 N1 2

can determine that tComax = Ton + . Vi Vo Therefore using vCo tComax = VComax to evaluate (8) we obtain:
N2 N1 2

dvCo (t) = 0 we dt Lm (Io IL2 max )

vCo (t) =
Fig. 4. DCM waveforms (a) Switch voltage (b) D1 voltage (c) D2 voltage (d) DF W voltage (e) Coupled inductor voltage (N1 = dotted, N2 = solid) (f) Coupled inductor current (N1 = dotted, N2 = solid) (g) Output capacitor current (h) Input capacitor current

(Vi Vo ) (t Ton ) + 2 +VComax


N2 N1 2

Lm (IL2 max Io )

Lm Co (Vi Vo ) (9)

Under certain operating conditions the switch will turn on before the capacitor has reached VComax . For this case the maximum voltage occurs at t2 i.e. vCo (t2 = Ton + Tof f ) = VComax . Using this to evaluate (8) we obtain:

426

PEDS2009
Vi Vo 2 +
N2 N1 2

vCo (t) =

Lm Co

(t Ton )2 Tof f 2

IL2 max Io (t Ton Tof f ) + VComax (10) Co

The boundary between these 2 cases occurs when t2 = tComax which after simplifying becomes Io = IL2 min . Starting at t2 and continuing to t1 in the next cycle, the voltage across Co decreases linearly until it reaches a minimum at t1 , thus vCo (t1 = Ton ) = VComin . Using this to evaluate (9) and (10) we obtain:
N2 N1 2

gain and the switch and primary diode voltages for each of the topologies. From Table I it can be seen that the SCL boost has the 2 greatest voltage gain as long as N N1 > 2. Compared with the boost and yback it requires more components to implement however this is still less than the SL boost. The switch voltage of the yback is typically lower than that of the boost-based converters since Np < Ns for step-up mode however the required blocking voltage of the diode will be much higher. The boost-based converters also have the advantage of a natural switch clamping feature created by the output diode as compared to the yback. The larger gain of the SCL boost means that it is less likely to encounter switching problems (due to extreme duty cycle) than the other converters. V. E XPERIMENTAL R ESULTS In order to compare the ideal analysis with the actual performance of the proposed converter, two 100 W were designed and built whose common specications can be summarised as follows:

VCo =

Io Co

(T Tof f )

2Co (Vo Vi )

Lm (IL2 max Io )

for Io IL2 min for Io IL2 min

(11) 2) Input capacitor: The derivation of the ripple voltage on the input capacitor proceeds in a similar way as to that for the output capacitor and thus the process will not be outlined here. Below are the ripple voltage equations for the input capacitor:
1 2Ci Lm (Ii ILm max ) Vi
2

N2 N1

Lm (Ii IL2 max ) Vi Vo

Po = 100W f = 100kHz Maximum voltage gain = 15 Percent VCi = 0.2% Percent VCo = 0.2%

for ILm min Ii IL2 max


Ton Ci

VCi =

for IL2 max < Ii < ILm min


2

1 2

(ILm min + ILm max ) Ii

Lm 2Ci Vi

(ILm max Ii ) for Ii ILm min and Ii > IL2 max 2 2 N2 Lm (Ii IL2 max ) ILm min +ILm max on Ii T 2 C (V V ) 2 Ci 2N1 i i o for Ii < ILm min and Ii IL2 max (12)

IV. C OMPARISON WITH OTHER TOPOLOGIES Table I shows a comparison of the SCL boost with the classical boost, switched-inductor (SL) boost [4] and yback converters. This comparison covers only CCM since the magnitude of Tof f is dependent on the values of inductors used in the topology. Below is the number of components, the voltage

By varying the value of the coupled inductor, one converter was designed to operate in CCM for 0 < D < 1, and the other to operate in DCM for 0.02 < D < 0.8. The component values and circuit parameters that resulted from these designs, including where the DCM converter differs from the CCM converter, and where the calculated values differ for these that were used, are shown in Table II. Fig. 5 shows the voltage gain versus duty cycle for the CCM version of the proposed SCL as well as the standard boost and yback converters. The SCL and yback were compared to each other using the same turns ratio and the ideal gains are based on equations from table I. These are compared to experimental results produced by placing the proposed SCL converter under different loads. As can be seen the gain drops off at higher duty cycle values resulting in a maximum gain at D 0.8. Fig. 6 shows the efciency versus the output current for the DCM version of the proposed converter. Fig. 7 shows

TABLE I T OPOLOGY C OMPARISON Parameter Inductors Cores Diodes Voltage Gain Switch Voltage Diode Voltage
aN p

SCL Boost 2 1 3
N2 D N1 1D

Boost 1 1 1

SL Boost [4] 2 2 4
D 2 1 +1 D

Flybacka 2 1 1
Ns D Np 1D N Vi + Np Vo s Ns V + Vo Np i

+1

1 1D

Vo Vo

Vo Vo

Vo Vo

= Primary winding, Ns = Secondary winding

427

PEDS2009
TABLE II C ONVERTER COMPONENTS AND PARAMETERS Component f S D1 D2 , DF W Lm Core material Ci Co
N2 N1

Value 100 kHz MTW32N20E MUR3040PT MBR40250 CCM: 5 CCM: 44.2 H 0P-43434-EC Calculated: 1058 F Calculated: 12.5 F

DCM: 3.5 DCM: 4.94 H Used: 1000 F Used: 47 F

Fig. 7. Experimental switching waveforms for DCM converter (a) Gate voltage, (b) Superposition of current in N1 and N2 , (c) Switch voltage

Fig. 5. Voltage gain versus duty cycle for proposed converter operating in 2 CCM for 0 < D < 1. The coupled inductor has N = 5 and Lm = 44.2H. N1 The ideal gains are based on table I and the experimental gain for various loads are shown.

VI. C ONCLUSION This paper has proposed a converter topology that uses an SCL conguration to modify the classical boost converter. Analysis has shown that the converter has a higher gain than the boost and yback and the results were experimentally veried. R EFERENCES
[1] B. Axelrod, Y. Berkovich and A. Ioinovici, Hybrid switched-capacitorCuk/Zeta/Sepic converters in step-up mode, in Proc. IEEE International Symposium on Circuits and Systems, Kobe, Japan, May 2005, pp. 13101313. [2] D. Maksimovic and S. Cuk, Switching converters with wide DC conversion range, IEEE Trans. Power Electronics, vol. 6, no. 1, pp. 151-157, Jan. 1991. [3] J. Wei and F.C. Lee, Two novel soft-switched, high frequency, highefciency, non-isolated voltage regulators - the phase-shift buck converter and the matrix-transformer phase-buck converter, IEEE Trans. Power Electronics, vol. 20, no. 2, pp. 292-299, Mar. 2005. [4] B. Axelrod, Y. Berkovich and A. Ioinovici, Switched-capacitor/switchedinductor structures for getting transformerless hybrid DC-DC PWM converters, IEEE Trans. Circuits and Systems I: Regular Papers, vol. 55, no. 2, pp. 687-696, Mar. 2008. [5] Q. Zhao and F.C. Lee, High performance coupled-inductor DC-DC converters, in Proc. Applied Power Electronics Conf., Miami, USA, Feb. 2003, pp. 109-113.

the experimental waveforms obtained during the operation of the DCM version of the converter.

Fig. 6. Efciency versus output current for proposed converter operating 2 in DCM for 0.02 < D < 0.8. The coupled inductor has N = 3.5 and N1 Lm = 4.94H. Vi and Vo were xed at 20 V and 100 V respectively.

428

Vous aimerez peut-être aussi