Académique Documents
Professionnel Documents
Culture Documents
Slots: Q, R, SA+SB, T Course Faculty: Dr. Rama Komaragiri (Q, R); Mr. Jaikumar M.G (SA+SB, T),
Fig. 1: Load line for experiment 2 3) Measure collector voltage (Vc), Emitter voltage (Ve) and Base voltage (Vb) of the transistor. Verify the operating point and Vbe value in each case. 4) Apply a sine wave of amplitude (20mV-50mV pp, 1 kHz) in the voltage divider circuit in the above set up through a 10F capacitor. 5) Vary the amplitude of the input waveform and observe output waveform at collector of the transistor through another 10F capacitor. 6) Find the maximum amplitude of input signal that can be given to this circuit so that the output is un-distorted. 7) Replace BC547 transistor with SL100 transistor and repeat step (3).
EC 2028 1/8
Note: Simulation results may be submitted along with the lab report in the subsequent week.
Fig. 2: Load line for experiment 3 2) Measure collector voltage (Vc), Emitter voltage (Ve) and Base voltage (Vb) of the transistor. Verify the operating point. 3) Apply a 1 kHz sine wave of 20mV pp, to the base of the transistor through a suitable capacitor (CC1, Approx. 10F). 4) Vary the amplitude of the input waveform and observe output waveform at collector of the transistor through another capacitor (CC2, Approx. 10uF). Tabulate the output voltage and calculate gain. Repeat this for at least 3 different input amplitudes. 5) Add a load (RL = 10K) across the output (After CC2). Apply a sine wave of 20mVpp. (i) Measure the voltage across RL and calculate gain. (ii) Repeat (a) for three different values of RL (RL<< Rc, RLRc, RL >>Rc). 6) Measure the input impedance and output impedance without any RL. Compare with the theoretical values. 7) Place a capacitor with a suitable value CE (approximately 47F) parallel to the emitter resistor RE. Observe the output without RL. Measure the gain as did in step 4. Make sure that there is no distortion at the output waveform before taking measurements. 8) Repeat step 6, keeping CE. 9) Observe the changes in gain, input impedance and output impedance with and without CE. Note: (a) Additional references on finding input impedance and output impedance may be required. (b) Simulation results may be submitted along with the lab report in the subsequent week.
EC 2028
2/8
EC 2028
3/8
Fig. 3: Example voltage divider configuration for experiment 5 4. Obtain the frequency response of the cascaded stage. Tabulate and plot the frequency response. From the response calculate the bandwidth of the cascaded amplifier. 5. Now replace the emitter resistor at the first stage by a partially bypassed one. You may use a combination of a 180 and 470 in series here and bypass the 470 resistor. 6. Apply a suitable small signal at the input through the voltage divider. Obtain an undistorted output and plot the frequency response of this amplifier. Here again you may use a suitable resistance as the load to get an undistorted maximum output.
Experiment 6: Study of JFET Common Source amplifier and its frequency response
Reference: Donald A Neamen, Sedra & Smith Instructions: 1) Design and set up a common source JFET amplifier for a mid-band gain of 10 and plot its frequency response 2) Design steps: Use JFET BFW 10. Let RG=1 M. From the JFET characteristic curves select IDSS= 9.5 mA, Vp=5.5V. Let ID=1 mA. Now transconductance (gm) is given by:
EC 2028
4/8
gm =
Voltage gain Av=gm RD, Hence RD= 2k.
2 I DSS ID Vp I DSS
2
(1.1)
V I D = I DSS 1 GS Vp
(1.2)
For maximum symmetrical swing ID=IDSS/2; Hence VGS=0.3Vp=1.6V. Now VGS=ID Rs; Rs= 330. VDsat=VGS-Vp = 3.9V. VDS = IDRD+ VDsat; VDD= VDS+ID(RD+RS); VDD=25V. Zin=RG=1 M; Xcc1=Zin/10; CC1= 0.022F; XCc2=Zo/10=RD/10; Cc2=6.8F; XCs=RS/10; CS=47F
Fig. 4: Schematic of JFET CS amplifier 3) Assemble the circuit and check the DC conditions. Apply a 100mV p-p sinusoidal signal to the gate input of the amplifier and observe the output at a frequency of say 5kHz. Verify that the mid-band gain is same as the designed value. 4) Vary the input signal from 50 Hz to 2 MHz in suitable steps. Observe, tabulate and plot the frequency response. From the response calculate the bandwidth. 5) Measure the input and output impedances of the amplifier. Compare with the corresponding values of a CE amplifier.
EC 2028
5/8
RC = RB =
Where
(1.3)
(1.4)
Fig. 5: Transistor Switching Circuits 2) Observe the output for voltage levels; rise time, fall time etc. for the following cases: i) Input frequencies 1 kHz and 5 kHz. ii) Higher frequencies (eg. 500 kHz). Part 2: 1) Design the following circuit. Assume Ic = 10mA, VLED= 1.5V and assume RB as in previous case. Observe the behavior of LED with varying frequency at input.
EC 2028
6/8
VC = V f + (Vint V f ) e t / RC C
(1.5)
Assume VC= 3V, Vf=VCC, Vint=VCESat, RC same as previous case. Observe the output for the following cases: (i) C as the calculated value. (ii) C = (1/2)*calculated value. (iii) C = 2*calculated value. Part 4: Design the following circuit with given assumption. Assume Ic = 30mA (Taking 12V, 500 relay), =50. Observe the behavior of bulb in two cases when Vi = 5V, Vi = 0.
EC 2028
7/8
Fig. 9: Circuit for part 4, experiment 8 1) Design the basic amplifier to operate at the Q-point (0.2 mA, 5V); gain=100, Vcc=10V. 2) Check the dc conditions and give a small signal at the input to ensure that the amplifier gives you a good voltage gain. Now connect the feedback network as shown in the fig. 9 after removing the coupling capacitor. Check the output Vf on the CRO. It should almost be in phase with the input. 3) Now remove the input signal, connect the port of feedback network to the base of basic amplifier as shown in the figure below, connecting the resistance that will come as input resistance to the amplifier, as a variable (R5) and adjust that to get the exact regenerated signal with exact phase. 4) Measure the frequency and amplitude of the sinusoidal signal thus obtained, on the CRO. 5) Change the value of the capacitances (C3, C4 and C5) to double their previous value and observe the effect on the output. 6) To design the feedback network let us consider a value of resistance, which is greater than hie so that network can be balanced by adjusting the value of resistance that will come into series with the input of amplifier. If R=1.8k, assuming hie of the transistor to be 1.3k. Design for a frequency of 5 kHz (you have to find the value of capacitances, C3, C4, C5).
EC 2028 8/8