Slas 052 G

TLC1542I, , TLC1542M, , TLC1542Q TLC1542C, TLC1543C, TLC1543I, TLC1543Q
www.ti.com
SLAS052G MARCH 1992 REVISED JANUARY 2006
10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS

FEATURES
10-Bit Resolution A/D Converter 11 Analog Input Channels Three Built-In Self-Test Modes Inherent Sample-and-Hold Function Total Unadjusted Error: 1LSB Max On-Chip System Clock End-of-Conversion (EOC) Output Terminal Compatible With TLC542 CMOS Technology
DB, DW, J, OR N PACKAGE (TOP VIEW)
DESCRIPTION
The TLC1542C, TLC1542I, TLC1542M, TLC1542Q, TLC1543C, TLC1543I, and TLC1543Q are CMOS 10-bit switched-capacitor successive-approximation analog-to-digital converters. These devices have three inputs and a 3-state output [chip select (CS), input-output clock (I/O CLOCK), address input (ADDRESS), and data output (DATA OUT)] that provide a direct 4-wire interface to the serial port of a host processor. These devices allow high-speed data transfers from the host. In addition to a high-speed A/D converter and versatile control capability, these devices have an on-chip 14-channel multiplexer that can select any one of 11 analog inputs or any one of three internal self-test voltages. The sample-and-hold function is automatic. At the end of A/D conversion, the end-of-conversion (EOC) output goes high to indicate that conversion is complete. The converter incorporated in the devices features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating free-air temperature range.
A0 A1 A2 A3 A4 A5 A6 A7 A8 GND
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
VCC EOC I/O CLOCK ADDRESS DATA OUT CS REF + REF A10 A9
FK OR FN PACKAGE (TOP VIEW)
A3 A4 A5 A6 A7
4 5 6 7 8
3 2 1 20 19 18 17 16 15 14 9 10 11 12 13
A2 A1 A0 VCC EOC I/O CLOCK ADDRESS DATA OUT CS REF +

Copyright 19922006, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
A8 GND A9 A10 REF

www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
AVAILABLE OPTIONS
PACKAGE TA SMALL OUTLINE (DB) TLC1543CDB TLC1543IDB TLC1543QDB SMALL OUTLINE (DW) TLC1542CDW TLC1543CDW TLC1542IDW TLC1543IDW TLC1543QDW CHIP CARRIER (FN) TLC1542CFN TLC1543CFN TLC1542IFN TLC1543IFN TLC1542QFN TLC1543QFN TLC1542MFK TLC1542MJ PLASTIC DIP (N) TLC1542CN TLC1543CN TLC1542IN TLC1543IN CHIP CARRIER (FK) CERAMIC DIP (J)
0C to 70C -40C to 85C -40C to 125C -55C to 125C
FUNCTIONAL BLOCK DIAGRAM

REF+ 14 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 1 2 3 4 5 6 7 8 9 11 12 14-Channel Analog Multiplexer Sample and Hold 10-Bit Analog-to-Digital Converter (switched capacitors) 10 REF 13
Input Address Register
Output Data Register
10
10-to-1 Data Selector and Driver
16 DATA OUT
4 3 Self-Test Reference ADDRESS 17 System Clock, Control Logic, and I/O Counters
19 EOC
I/O CLOCK CS
18 15
TYPICAL EQUIVALENT INPUTS

INPUT CIRCUIT IMPEDANCE DURING SAMPLING MODE 1 k TYP A0 A10 Ci = 60 pF TYP (equivalent input capacitance) INPUT CIRCUIT IMPEDANCE DURING HOLD MODE A0 A10 5 M TYP
Submit Documentation Feedback

www.ti.com
TERMINAL FUNCTIONS
TERMINAL NAME ADDRESS NO. 17 I/O I DESCRIPTION Serial address input. A 4-bit serial address selects the desired analog input or test voltage that is to be converted next. The address data is presented with the MSB first and shifts in on the first four rising edges of I/O CLOCK. After the four address bits have been read into the address register, this input is ignored for the remainder of the current conversion period. Analog signal inputs. The 11 analog inputs are applied to these terminals and are internally multiplexed. The driving source impedance should be less than or equal to 1 k. Chip select. A high-to-low transition on this input resets the internal counters and controls and enables DATA OUT, ADDRESS, and I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock. A low-to-high transition disables ADDRESS and I/O CLOCK within a setup time plus two falling edges of the internal system clock. The 3-state serial output for the A/D conversion result. This output is in the high-impedance state when CS is high and active when CS is low. With a valid chip select, DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the MSB value of the previous conversion result. The next falling edge of I/O CLOCK drives this output to the logic level corresponding to the next most significant bit, and the remaining bits shift out in order with the LSB appearing on the ninth falling edge of I/O CLOCK. On the tenth falling edge of I/O CLOCK, DATA OUT is driven to a low logic level so that serial interface data transfers of more than ten clocks produce zeroes as the unused LSBs. End of conversion. This output goes from a high to a low logic level on the trailing edge of the tenth I/O CLOCK and remains low until the conversion is complete and data are ready for transfer. The ground return terminal for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to this terminal. Input/output clock. This terminal receives the serial I/O CLOCK input and performs the following four functions: 1) It clocks the four input address bits into the address register on the first four rising edges of the I/O CLOCK with the multiplex address available after the fourth rising edge. 2) On the fourth falling edge of I/O CLOCK, the analog input voltage on the selected multiplex input begins charging the capacitor array and continues to do so until the tenth falling edge of I/O CLOCK. 3) It shifts the nine remaining bits of the previous conversion data out on DATA OUT. 4) It transfers control of the conversion to the internal state controller on the falling edge of the tenth clock. The upper reference voltage value (nominally VCC) is applied to this terminal. The maximum input voltage range is determined by the difference between the voltage applied to this terminal and the voltage applied to the REF- terminal. The lower reference voltage value (nominally ground) is applied to this terminal. Positive supply voltage
A0-A10 CS
1-9, 11, 12 15
I I
DATA OUT
16
EOC GND I/O CLOCK
19 10 18
O I I
REF+
14
REFVCC
13 20
I I
DETAILED DESCRIPTION
With chip select (CS) inactive (high), the ADDRESS and I/O CLOCK inputs are initially disabled and DATA OUT is in the high-impedance state. When the serial interface takes CS active (low), the conversion sequence begins with the enabling of I/O CLOCK and ADDRESS and the removal of DATA OUT from the high-impedance state. The serial interface then provides the 4-bit channel address to ADDRESS and the I/O CLOCK sequence to I/O CLOCK. During this transfer, the serial interface also receives the previous conversion result from DATA OUT. I/O CLOCK receives an input sequence that is between 10 and 16 clocks long from the host serial interface. The first four I/O clocks load the address register with the 4-bit address on ADDRESS, selecting the desired analog channel, and the next six clocks providing the control timing for sampling the analog input. There are six basic serial-interface timing modes that can be used with the device. These modes are determined by the speed of I/O CLOCK and the operation of CS as shown in Table 1. These modes are (1) a fast mode with a 10-clock transfer and CS inactive (high) between conversion cycles, (2) a fast mode with a 10-clock transfer and CS active (low) continuously, (3) a fast mode with an 11- to 16-clock transfer and CS inactive (high) between conversion cycles, (4) a fast mode with a 16-clock transfer and CS active (low) continuously, (5) a slow mode with an 11- to 16-clock transfer and CS inactive (high) between conversion cycles, and (6) a slow mode with a 16-clock transfer and CS active (low) continuously.

www.ti.com
The MSB of the previous conversion appears at DATA OUT on the falling edge of CS in mode 1, mode 3, and mode 5, on the rising edge of EOC in mode 2 and mode 4, and following the sixteenth clock falling edge in mode 6. The remaining nine bits are shifted out on the next nine falling edges of I/O CLOCK. Ten bits of data are transmitted to the host-serial interface through DATA OUT. The number of serial clock pulses used also depends on the mode of operation, but a minimum of ten clock pulses is required for conversion to begin. On the tenth clock falling edge, the EOC output goes low and returns to the high logic level when conversion is complete and the result can be read by the host. Also, on the tenth clock falling edge, the internal logic takes DATA OUT low to ensure that the remaining bit values are zero when the I/O CLOCK transfer is more than ten clocks long. Table 1 lists the operational modes with respect to the state of CS, the number of I/O serial transfer clocks that can be used, and the timing edge on which the MSB of the previous conversion appears at the output. Table 1. MODE OPERATION
MODES Mode 1 Fast Modes Mode 2 Mode 3 Mode 4 Slow Modes (1) (2) (3) Mode 5 Mode 6 CS High between conversion cycles Low continuously High between conversion cycles Low continuously High between conversion cycles Low continuously NO. OF 1/O CLOCK 10 10 11 TO 16 (2) 16 (2) 11 to 16 (3) 16 (3) MSB AT DATA OUT (1) CS falling edge EOC rising edge CS falling edge EOC rising edge CS falling edge 16th clock falling edge TIMING DIAGRAM Figure 9 Figure 10 Figure 11 Figure 12 Figure 13 Figure 14
These edges also initiate serial-interface communication. No more than 16 clocks should be used. No more than 16 clocks should be used.
FAST MODES
The device is in a fast mode when the serial I/O CLOCK data transfer is completed before the conversion is completed. With a 10-clock serial transfer, the device can only run in a fast mode since a conversion does not begin until the falling edge of the tenth I/O CLOCK. MODE 1: FAST MODE, CS INACTIVE (HIGH) BETWEEN CONVERSION CYCLES, 10-CLOCK TRANSFER In this mode, CS is inactive (high) between serial I/O CLOCK transfers and each transfer is ten clocks long. The falling edge of CS begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of CS ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of CS disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock. MODE 2: FAST MODE, CS ACTIVE (LOW) CONTINUOUSLY, 10-CLOCK TRANSFER In this mode, CS is active (low) between serial I/O CLOCK transfers and each transfer is ten clocks long. After the initial conversion cycle, CS is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output. MODE 3: FAST MODE, CS INACTIVE (HIGH) BETWEEN CONVERSION CYCLES, 11- to 16-CLOCK TRANSFER In this mode, CS is inactive (high) between serial I/O CLOCK transfers, and each transfer can be 11 to 16 clocks long. The falling edge of CS begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of CS ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of CS disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

www.ti.com
MODE 4: FAST MODE, CS ACTIVE (LOW) CONTINUOUSLY, 16-CLOCK TRANSFER In this mode, CS is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, CS is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output.
SLOW MODES
In a slow mode, the conversion is completed before the serial I/O CLOCK data transfer is completed. A slow mode requires a minimum 11-clock transfer into I/O CLOCK, and the rising edge of the eleventh clock must occur before the conversion period is complete; otherwise, the device loses synchronization with the host-serial interface and CS has to be toggled to initialize the system. The eleventh rising edge of the I/O CLOCK must occur within 9.5 s after the tenth I/O clock falling edge. MODE 5: SLOW MODE, CS INACTIVE (HIGH) BETWEEN CONVERSION CYCLES, 11- to 16-CLOCK TRANSFER In this mode, CS is inactive (high) between serial I/O CLOCK transfers and each transfer can be 11 to 16 clocks long. The falling edge of CS begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of CS ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of CS disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock. MODE 6: SLOW MODE, CS ACTIVE (LOW) CONTINUOUSLY, 16-CLOCK TRANSFER In this mode, CS is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, CS is held active (low) for subsequent conversions. The falling edge of the sixteenth I/O CLOCK then begins each sequence by removing DATA OUT from the low state, allowing the MSB of the previous conversion to appear immediately at DATA OUT. The device is then ready for the next 16-clock transfer initiated by the serial interface.
ADDRESS BITS
The 4-bit analog channel-select address for the next conversion cycle is presented to the ADDRESS terminal (MSB first) and is clocked into the address register on the first four leading edges of I/O CLOCK. This address selects one of 14 inputs (11 analog inputs or three internal test inputs).
ANALOG INPUTS AND TEST MODES

The 11 analog inputs and the three internal test inputs are selected by the 14-channel multiplexer according to the input address as shown in Tables 2 and 3. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching. Sampling of the analog input starts on the falling edge of the fourth I/O CLOCK, and sampling continues for six I/O CLOCK periods. The sample is held on the falling edge of the tenth I/O CLOCK. The three test inputs are applied to the multiplexer, sampled, and converted in the same manner as the external analog inputs.

www.ti.com
Table 2. ANALOG-CHANNEL-SELECT ADDRESS

ANALOG INPUT SELECTED A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 VALUE SHIFTED INTO ADDRESS INPUT BINARY 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 HEX 0 1 2 3 4 5 6 7 8 9 A
Table 3. TEST-MODE-SELECT ADDRESS

INTERNAL SELF-TEST VOLTAGE SELECTED (1) VALUE SHIFTED INTO ADDRESS INPUT BINARY 1011 1100 1101 HEX B C D 200 000 3FF OUTPUT RESULT (HEX) (2)
Vref+ Vref 2
VrefVref+ (1) (2)
Vref+ is the voltage applied to the REF+ input, and Vref- is the voltage applied to the REF- input. The output results shown are the ideal values and vary with the reference stability and with internal offsets.
CONVERTER AND ANALOG INPUT

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the SC switch and all ST switches simultaneously. This action charges all the capacitors to the input voltage. In the next phase of the conversion process, all ST and SC switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF-) voltage. In the switching sequence, ten capacitors are examined separately until all ten bits are identified and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 512). Node 512 of this capacitor is switched to the REF+ voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF-. If the voltage at the summing node is greater than the trip point of the threshold detector (approximately one-half VCC), a 0 bit is placed in the output register and the 512-weight capacitor is switched to REF-. If the voltage at the summing node is less than the trip point of the threshold detector, a 1 bit is placed in the register and the 512-weight capacitor remains connected to REF+ through the remainder of the successive-approximation process. The process is repeated for the 256-weight capacitor, the 128-weight capacitor, and so forth down the line until all bits are counted. With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to count and weigh the bits from MSB to LSB.

www.ti.com
SC
Threshold Detector
512 Node 512
256 REF+
128 REF+
16 REF+
8 REF+
4 REF+
2 REF+
1 REF+
To Output Latches
REF ST
REF
REF ST ST
REF ST
REF
REF ST ST
REF ST
REF ST
REF ST
VI
Figure 1. Simplified Model of the Successive-Approximation System
CHIP-SELECT OPERATION
The trailing edge of CS starts all modes of operation, and CS can abort a conversion sequence in any mode. A high-to-low transition on CS within the specified time during an ongoing cycle aborts the cycle, and the device returns to the initial state (the contents of the output data register remain at the previous conversion result). Exercise care to prevent CS from being taken low close to completion of conversion because the output data can be corrupted.
REFERENCE VOLTAGE INPUTS

There are two reference inputs used with the device: REF+ and REF-. These voltage values establish the upper and lower limits of the analog input to produce a full-scale and zero reading respectively. The values of REF+, REF-, and the analog input should not exceed the positive supply or be lower than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REF+ and at zero when the input signal is equal to or lower than REF-.

www.ti.com
ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)
UNIT VCC, see VI VO Vref+ Vref(2)
Supply voltage range Input voltage range Output voltage range Positive reference voltage Negative reference voltage Peak input current (any input) Peak total input current (all inputs) TLC1542C, TLC1543C TLC1542I, TLC1543I TLC1542Q, TLC1543Q TLC1542M
-0.5 V to 6.5 V -0.3 V to VCC + 0.3 V -0.3 V to VCC + 0.3 V VCC + 0.1 V -0.1 V 20 mA 30 mA 0C to 70C -40C to 85C -40C to 125C -55C to 125C -65C to 150C 260C
TA
Operating free-air temperature range
Tstg
Storage temperature range, Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds
(1) (2)
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to digital ground with REF- and GND wired together (unless otherwise noted).
RECOMMENDED OPERATING CONDITIONS

MIN VCC Vref+, see (1) Vref-, see
(1) (1)
NOM 5 VCC 0
MAX 5.5
UNIT V V V
Supply voltage Positive reference voltage Negative reference voltage Differential reference voltage Analog input voltage ,see
(1)
4.5
Vref+-Vref-, see
2.5 0 VCC = 4.5 V to 5.5 V VCC = 4.5 V to 5.5 V 100 0 0 1.425 0 190 190 2
VCC
VCC+0. 2 VCC 0.8
V V V V ns ns ns s
VIH VIL tsu(A), see Figure 4 th(A), see Figure 4 th(CS), see Figure 5 tsu(CS), see Figure 5 twH(I/O) twL(I/O) tt(I/O), see Figure 6 tt(CS) (1) (2) (3) (4)
(4) (2)
High-level control input voltage Low-level control input voltage Setup time, address bits at data input before I/O CLOCK Hold time, address bits after I/O CLOCK Hold time, CS low after last I/O CLOCK Setup time, CS low before clocking in first address bit Clock frequency at I/O CLOCK, see Pulse duration, I/O CLOCK high, Pulse duration, I/O CLOCK low, and Transition time, I/O CLOCK, Transition time, ADDRESS and CS,
(3)
and
2.1
MHz ns ns
1 10
s s
Analog input voltages greater than that applied to REF+ convert as all ones (1111111111), while input voltages less than that applied to REF- convert as all zeros (0000000000). The device is functional with reference voltages down to 1 V (Vref+ - Vref-); however, the electrical specifications are no longer applicable. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed. For 11- to 16-bit transfers, after the tenth I/O CLOCK falling edge ( 2 V) at least 1 I/O CLOCK rising edge ( 2 V) must occur within 9.5 s. This is the time required for the clock input signal to fall from VIHmin to VILmax or to rise from VILmax to VIHmin. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 1 s for remote data-acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor. Submit Documentation Feedback

www.ti.com
RECOMMENDED OPERATING CONDITIONS (continued)

MIN TLC1542C, TLC1543C TA Operating free-air temperature, TLC1542I, TLC1543I TLC1542Q, TLC1543Q TLC1542M 0 -40 -40 -55 NOM MAX 70 85 125 125 C UNIT
ELECTRICAL CHARACTERISTICS
over recommended operating free-air temperature range, VCC = Vref+ = 4.5 V to 5.5 V, I/O CLOCK frequency = 2.1 MHz (unless otherwise noted)
PARAMETER VOH VOL High-level output voltage Low-level output voltage Off-state (high-impedance-state) output current High-level input current Low-level input current Operating supply current Selected channel leakage current TLC1542/TLC1543 C, I, or Q VCC = 4.5 V, VCC = 4.5 V to 5.5 V, VCC = 4.5 V, VCC = 4.5 V to 5.5 V, VO = VCC, VO = 0, VI = VCC VI = 0 CS at 0 V Selected channel at VCC, Selected channel at 0 V, Selected channel at VCC, TA= 25C Selected channel leakage current TLC1542M Selected channel at 0 V, TA = 25C Selected channel at VCC, Selected channel at 0 V, Maximum static analog reference current into REF+ Input capacitance Analog inputs Control inputs Vref+ = VCC, Unselected channel at 0 V Unselected channel at VCC Unselected channel at 0 V, Unselected channel at VCC, Unselected channel at 0 V Unselected channel at VCC Vref- = GND 7 pF 5 TEST CONDITIONS IOH = -1.6 mA IOH = -20 A IOL = 1.6 mA IOL = 20 A CS at VCC CS at VCC 0.005 0.005 0.8 MIN TYP (1) 2.4 VCC-0.1 0.4 0.1 10 -10 2.5 -2.5 2.5 1 -1 1 -1 2.5 -2.5 10 A A MAX UNIT V V A A A mA A
IOZ IIH IIL ICC
Ci
(1)
All typical values are at VCC = 5 V, TA = 25C.
OPERATING CHARACTERISTICS
TEST CONDITIONS TLC1542C, I, or Q EL Linearity error, see
(2))
MIN
TYP
(1)
MAX 0.5 1 1
UNIT LSB LSB LSB
TLC1543C, I, or Q TLC1542M
(1) (2)
All typical values are at TA = 25C. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

www.ti.com
OPERATING CHARACTERISTICS (continued)

TEST CONDITIONS TLC1542C, I, or Q EZS Zero-scale error, see
(3)
MIN
TYP
(1)
MAX 1 1 1 1 1 1 1 1 1
UNIT LSB LSB LSB LSB LSB LSB LSB LSB LSB
See See See See See See
(4) (4) (4) (4) (4) (4)
TLC1543C, I, or Q TLC1542M TLC1542C, I, or Q
EFS
Full-scale error, see
(3)
TLC1543C, I, or Q TLC1542M TLC1542C, I, or Q
Total unadjusted error, see
(5)
TLC1543C, I, or Q TLC1542M ADDRESS = 1011 512 0 1023
Self-test output code, see Table 3 and
(6)
ADDRESS = 1100 ADDRESS = 1101 See timing diagrams See timing diagrams and See timing diagrams and See Figure 6 See Figure 6 See Figure 7 See Figure 8 See Figure 3 See Figure 3 See Figure 8 See Figure 7 See Figure 6 See Figure 6
tconv
Conversion time
21 21 +10 I/O CLOCK periods 6 10 240 70 240 100 1.3 150 300 300 300 300 9
tc
Total cycle time (access, sample, and conversion)
(7)
s I/O CLOCK periods ns ns ns ns s ns ns ns ns ns s
tacq tv td(I/O-DATA) td(I/O-EOC) td(EOC-DATA) tPZH, tPZL tPHZ, tPLZ tr(EOC) tf(EOC) tr(DATA) tf(DATA) td(I/O-CS) (3) (4) (5) (6) (7) (8)
Channel acquisition time (sample) Valid time, DATA OUT remains valid after I/O CLOCK Delay time, I/O CLOCK to DATA OUT valid Delay time, tenth I/O CLOCK to EOC Delay time, EOC to DATA OUT (MSB) Enable time, CS to DATA OUT (MSB driven) Disable time, CS to DATA OUT (high impedance) Rise time, EOC Fall time, EOC Rise time, data bus Fall time, data bus Delay time, tenth I/O CLOCK to CS to abort conversion (see Note (8))
(7)
Zero-scale error is the difference between 0000000000 and the converted output for zero input voltage; full-scale error is the difference between 1111111111 and the converted output for full-scale input voltage. Analog input voltages greater than that applied to REF+ convert as all ones (1111111111), while input voltages less than that applied to REF- convert as all zeros (0000000000). The device is functional with reference voltages down to 1 V (Vref+-Vref-); however, the electrical specifications are no longer applicable. Total unadjusted error comprises linearity, zero-scale, and full-scale errors. Both the input address and the output codes are expressed in positive logic. I/O CLOCK period = 1/(I/O CLOCK frequency) (see Figure 6) Any transitions of CS are recognized as valid only if the level is maintained for a setup time plus two falling edges of the internal clock (1.425 s) after the transition.
10

www.ti.com
PARAMETER MEASUREMENT INFORMATION

Test Point VCC RL = 2.18 k EOC 12 k DATA OUT 12 k Test Point VCC RL = 2.18 k
CL = 50 pF
CL = 100 pF
Figure 2. Load Circuits

2V CS tPZH, tPZL 2.4 V 0.4 V 0.8 V tPHZ, tPLZ 90% 10%
DATA OUT
Figure 3. DATA OUT Enable and Disable Voltage Waveforms

Address Valid ADDRESS 2V 0.8 V tsu(A) I/O CLOCK 0.8 V th(A)
Figure 4. ADDRESS Setup and Hold Time Voltage Waveforms

2V CS tsu(CS) I/O CLOCK 0.8 V 0.8 V th(CS) First Clock Last Clock
0.8 V
Figure 5. I/O CLOCK Setup and Hold Time Voltage Waveforms
11

www.ti.com
PARAMETER MEASUREMENT INFORMATION (continued)

tt(I/O) I/O CLOCK 2V 0.8 V 2V 0.8 V I/O CLOCK Period td(I/O-DATA) tv DATA OUT 2.4 V 0.4 V 2.4 V 0.4 V tr(DATA), tf(DATA) 0.8 V tt(I/O)
Figure 6. I/O CLOCK and DATA OUT Voltage Waveforms
I/O CLOCK
10th Clock td(I/O-EOC)
0.8 V
2.4 V EOC tf(EOC) 0.4 V
Figure 7. I/O CLOCK and EOC Voltage Waveforms

tr(EOC) EOC 0.4 V td(EOC-DATA) DATA OUT 2.4 V 0.4 V Valid MSB 2.4 V
Figure 8. EOC and DATA OUT Voltage Waveforms
12

www.ti.com
PARAMETER MEASUREMENT INFORMATION (continued) TIMING DIAGRAMS

CS (see Note A) I/O CLOCK 1 2 3 4 5 6 7 8 9 10
Access Cycle B DATA OUT
Sample Cycle B A6 A5 A4 A3 A2 A1 A0
ADDRESS

A9 A8 A7 MSB B3 MSB B2 B1 B0 LSB Initialize
Previous Conversion Data
LSB

1 Hi-Z State B9 C3 A/D Conversion Interval Initialize
EOC Shift in New Multiplexer Address; Simultaneously Shift Out Previous Conversion Value
A.
To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.
Figure 9. Timing for 10-Clock Transfer Using CS

Must be High on Power Up CS (see Note A) I/O CLOCK 1 2 3 4 5 6 7 8 9 10 1
Sample Cycle B A6 A5 A4 A3 A2 A1 A0
ADDRESS

Low Level
LSB

B9 C3
A/D Conversion Interval Initialize
A.
To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.
Figure 10. Timing for 10-Clock Transfer Not Using CS
13

www.ti.com
CS (see Note A) I/O CLOCK 1 2 3 4 5 6 7 8 9 10 11
Sample Cycle B A6 A5 A4 A3 A2 A1 A0 Low Level
ADDRESS

LSB

See Note B 16 1 Hi-Z B9 C3 Initialize
A/D Conversion Interval
A.
To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed. A low-to-high transition of CS disables ADDRESS and the I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock.
B.
Figure 11. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Interval Shorter Than Conversion)
14

www.ti.com

Must Be High on Power Up CS (see Note A) I/O CLOCK 1 2 3 4 5 6 7 8 9 10 14 15 16 1 See Note B A1 A0 LSB Low Level
Sample Cycle B A6 A5 A4 A3 A2
ADDRESS

A9 A8 A7 MSB B3 MSB B2 B1 B0 LSB

B9 C3 Initialize
EOC Shift in New Multiplexer Address; Simultaneously Shift Out Previous Conversion Value Initialize A/D Conversion Interval
A.
To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed. The first I/O CLOCK must occur after the rising edge of EOC.
B.
Figure 12. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Interval Shorter Than Conversion)
15

www.ti.com

CS (see Note A) I/O CLOCK 1 2 3 4 5 6 7 8 9 10
Access Cycle B
Sample Cycle B
DATA OUT
ADDRESS

A9 A8 A7 A6 A5 MSB B3 MSB B2 B1 B0 LSB Initialize
A4
A3
A2
A1
A0 LSB
Low Level

11 16 1 See Note B Hi-Z State B9 C3 Initialize
A.
To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization.
B.
Figure 13. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Interval Longer Than Conversion)
16

www.ti.com

Must be High on Power Up CS (see Note A) I/O CLOCK 1 2 3 4 5 6 7 8 9 10 14 15 16 See Note C 1
Sample Cycle B A6 A5 A4 A3 A2 A1 A0 LSB
ADDRESS

A9 A8 A7 MSB B3 MSB B2 B1 B0 LSB
See Note B Low Level

B9 C3
EOC Shift in New Multiplexer Address; Simultaneously Shift Out Previous Conversion Value Initialize
A.
A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization. C. The I/O CLOCK sequence is exactly 16 clock pulses long.
B. C.
Figure 14. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Interval Longer Than Conversion)
17

www.ti.com
APPLICATION INFORMATION
1111111111 See Notes A and B 1111111110 1111111101 VFS 1022 1021 1023
Digital Output Code
VFT = VFS 1/2 LSB 1000000001 1000000000 0111111111
513 512 Step
VZT =VZS + 1/2 LSB 511
VZS 0000000010 0000000001 0000000000 0 2 1 0 4.9152
0.0024
0.0048
0.0096
2.4528
2.4576
2.4624
4.9056
4.9080
4.9104
VI Analog Input Voltage V
A. B.
This curve is based on the assumption that Vref+ and Vref- have been adjusted so that the voltage at the transition from digital 0 to 1 (VZT) is 0.0024 V and the transition to full scale (VFT) is 4.908 V. 1 LSB = 4.8 mV. The full-scale value (VFS) is the step whose nominal midstep value has the highest absolute value. The zero-scale value (VZS) is the step whose nominal midstep value equals zero.
Figure 15. Ideal Conversion Characteristics

TLC1542/43 1 2 3 4 5 Analog Inputs 6 7 8 9 11 12 15 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 GND 10 To Source Ground 14 REF+ REF 13 5-V DC Regulator DATA OUT EOC CS I/O CLOCK ADDRESS 18 17 Processor 16 19 Control Circuit
Figure 16. Serial Interface
18

www.ti.com
APPLICATION INFORMATION (continued) SIMPLIFIED ANALOG INPUT ANALYSIS

Using the equivalent circuit in Figure 17Figure 17, the time required to charge the analog input capacitance from 0 to VS within 1/2 LSB can be derived as follows: The capacitance charging voltage is given by t c /RtCi VC = VS 1e
where Rt = Rs + ri
(1)
The final voltage to 1/2 LSB is given by

VC (1/2 LSB) = VS (VS /2048)
(2)
Equating equation 1 to equation 2 and solving for time tc gives t c /RtCi VS (VS/2048) = VS 1e
and tc (1/2 LSB) = Rt Ci ln(2048)

(3)
Therefore, with the values given the time for the analog input signal to settle is
tc (1/2 LSB) = (Rs + 1 k) 60 pF ln(2048)
(4)
This time must be less than the converter sample time shown in the timing diagrams.
Driving Source Rs VS ri 1 k MAX VC TLC1542/3
VI
Ci 50 pF MAX VI = Input Voltage at A0 A10 VS = External Driving Source Voltage Rs = Source Resistance ri = Input Resistance Ci = Equivalent Input Capacitance
Driving source requirements: Noise and distortion for the source must be equivalent to the resolution of the converter. Rs must be real at the input frequency.
Figure 17. Equivalent Input Circuit Including the Driving Source
19
PACKAGE OPTION ADDENDUM
www.ti.com
13-Jul-2013
PACKAGING INFORMATION
Orderable Device 5962-9064202Q2A 5962-9064202QRA TLC1542CDW TLC1542CDWG4 TLC1542CDWR TLC1542CDWRG4 TLC1542CFN TLC1542CFNG3 TLC1542CN TLC1542CNE4 TLC1542IDW TLC1542IDWG4 TLC1542IDWR TLC1542IDWRG4 TLC1542IFN TLC1542IN TLC1542INE4 TLC1542MFKB TLC1542MJB Status
(1)
Package Type Package Pins Package Drawing Qty LCCC CDIP SOIC SOIC SOIC SOIC PLCC PLCC PDIP PDIP SOIC SOIC SOIC SOIC PLCC PDIP PDIP LCCC CDIP FK J DW DW DW DW FN FN N N DW DW DW DW FN N N FK J 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 25 25 2000 2000 46 46 20 20 25 25 2000 2000
Eco Plan
(2)
Lead/Ball Finish Call TI Call TI CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU SN CU SN CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU Call TI CU NIPDAU CU NIPDAU Call TI Call TI
MSL Peak Temp

(3)
Op Temp (C) -55 to 125 -55 to 125
Device Marking
(4/5)
Samples
OBSOLETE OBSOLETE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE OBSOLETE ACTIVE ACTIVE OBSOLETE OBSOLETE
TBD TBD Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Pb-Free (RoHS) Pb-Free (RoHS) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) TBD Pb-Free (RoHS) Pb-Free (RoHS) TBD TBD
Call TI Call TI Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM N / A for Pkg Type N / A for Pkg Type Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Call TI N / A for Pkg Type N / A for Pkg Type Call TI Call TI
TLC1542C TLC1542C 0 to 70 0 to 70 TLC1542C TLC1542C TLC1542C TLC1542C TLC1542CN TLC1542CN TLC1542I TLC1542I TLC1542I TLC1542I
TLC1542IN TLC1542IN -55 to 125 -55 to 125
Addendum-Page 1
www.ti.com
13-Jul-2013
Orderable Device TLC1542QFN TLC1543CDB TLC1543CDBG4 TLC1543CDBLE TLC1543CDBR TLC1543CDBRG4 TLC1543CDW TLC1543CDWG4 TLC1543CDWR TLC1543CDWRG4 TLC1543CFN TLC1543CFNG3 TLC1543CFNR TLC1543CFNRG3 TLC1543CN TLC1543CNE4 TLC1543IDB TLC1543IDBG4 TLC1543IDBLE
Status
(1)
Package Type Package Pins Package Drawing Qty PLCC SSOP SSOP SSOP SSOP SSOP SOIC SOIC SOIC SOIC PLCC PLCC PLCC PLCC PDIP PDIP SSOP SSOP SSOP FN DB DB DB DB DB DW DW DW DW FN FN FN FN N N DB DB DB 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 2000 2000 25 25 2000 2000 46 46 1000 1000 20 20 70 70 46 70 70
Eco Plan
(2)
Lead/Ball Finish CU SN CU NIPDAU CU NIPDAU Call TI CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU SN CU SN CU SN CU SN CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU Call TI
MSL Peak Temp

(3)
Op Temp (C) -40 to 125
Device Marking
(4/5)
Samples
ACTIVE ACTIVE ACTIVE OBSOLETE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE OBSOLETE
Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) TBD Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Pb-Free (RoHS) Pb-Free (RoHS) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) TBD
Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Call TI Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM N / A for Pkg Type N / A for Pkg Type Level-1-260C-UNLIM Level-1-260C-UNLIM Call TI
TLC1542Q P1543 P1543
P1543 P1543 TLC1543C TLC1543C TLC1543C TLC1543C TLC1543C TLC1543C 0 to 70 0 to 70 TLC1543C TLC1543C TLC1543CN TLC1543CN Y1543 Y1543
Addendum-Page 2
www.ti.com
13-Jul-2013
Orderable Device TLC1543IDBR TLC1543IDBRG4 TLC1543IDW TLC1543IDWG4 TLC1543IDWR TLC1543IDWRG4 TLC1543IFN TLC1543IFNG3 TLC1543IN TLC1543INE4 TLC1543QDB TLC1543QDBG4 TLC1543QDBR TLC1543QDBRG4 TLC1543QDW TLC1543QDWG4 TLC1543QDWR TLC1543QDWRG4
Status
(1)
Package Type Package Pins Package Drawing Qty SSOP SSOP SOIC SOIC SOIC SOIC PLCC PLCC PDIP PDIP SSOP SSOP SSOP SSOP SOIC SOIC SOIC SOIC DB DB DW DW DW DW FN FN N N DB DB DB DB DW DW DW DW 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 2000 2000 25 25 2000 2000 46 46 20 20 70 70 2000 2000 25 25 2000 2000
Eco Plan
(2)
Lead/Ball Finish CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU SN CU SN CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU
MSL Peak Temp

(3)
Op Temp (C)
Device Marking
(4/5)
Samples
ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE
Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Pb-Free (RoHS) Pb-Free (RoHS) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br)
Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM N / A for Pkg Type N / A for Pkg Type Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM -40 to 125 -40 to 125 -40 to 125 -40 to 125 -40 to 125 -40 to 125 -40 to 125 -40 to 125
Y1543 Y1543 TLC1543I TLC1543I TLC1543I TLC1543I TLC1543I TLC1543I TLC1543IN TLC1543IN 1543Q 1543Q 1543Q 1543Q TLC1543Q TLC1543Q TLC1543Q TLC1543Q
Addendum-Page 3
www.ti.com
13-Jul-2013
Orderable Device TLC1543QFN
Status
(1)
Package Type Package Pins Package Drawing Qty PLCC FN 20 46
Eco Plan
(2)
Lead/Ball Finish CU SN
MSL Peak Temp

(3)
Op Temp (C) -40 to 125
Device Marking
(4/5)
Samples
ACTIVE
Green (RoHS & no Sb/Br)
Level-1-260C-UNLIM
TLC1543Q
(1)
The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(4)
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF TLC1543 :
Enhanced Product: TLC1543-EP
Addendum-Page 4
www.ti.com
13-Jul-2013
NOTE: Qualified Version Definitions:
Enhanced Product - Supports Defense, Aerospace and Medical Applications
Addendum-Page 5
PACKAGE MATERIALS INFORMATION

www.ti.com 26-Mar-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins Type Drawing SOIC SOIC SSOP SSOP SSOP SSOP SOIC DW DW DB DB DB DB DW 20 20 20 20 20 20 20
SPQ
Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 330.0 330.0 330.0 330.0 330.0 330.0 330.0 24.4 24.4 16.4 16.4 16.4 16.4 24.4 10.8 10.8 8.2 8.2 8.2 8.2 10.8
B0 (mm) 13.3 13.3 7.5 7.5 7.5 7.5 13.3
K0 (mm) 2.7 2.7 2.5 2.5 2.5 2.5 2.7
P1 (mm) 12.0 12.0 12.0 12.0 12.0 12.0 12.0
W Pin1 (mm) Quadrant 24.0 24.0 16.0 16.0 16.0 16.0 24.0 Q1 Q1 Q1 Q1 Q1 Q1 Q1
TLC1542CDWR TLC1542IDWR TLC1543CDBR TLC1543IDBR TLC1543QDBR TLC1543QDBRG4 TLC1543QDWR
2000 2000 2000 2000 2000 2000 2000
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION

www.ti.com 26-Mar-2013
*All dimensions are nominal
Device TLC1542CDWR TLC1542IDWR TLC1543CDBR TLC1543IDBR TLC1543QDBR TLC1543QDBRG4 TLC1543QDWR
Package Type SOIC SOIC SSOP SSOP SSOP SSOP SOIC
Package Drawing DW DW DB DB DB DB DW
Pins 20 20 20 20 20 20 20
SPQ 2000 2000 2000 2000 2000 2000 2000
Length (mm) 367.0 367.0 367.0 367.0 367.0 367.0 367.0
Width (mm) 367.0 367.0 367.0 367.0 367.0 367.0 367.0
Height (mm) 45.0 45.0 38.0 38.0 38.0 38.0 45.0
Pack Materials-Page 2
MECHANICAL DATA
MPLC004A OCTOBER 1994
FN (S-PQCC-J**)
20 PIN SHOWN
PLASTIC J-LEADED CHIP CARRIER
Seating Plane 0.004 (0,10) D D1 3 1 19 0.032 (0,81) 0.026 (0,66) 4 18 D2 / E2 0.180 (4,57) MAX 0.120 (3,05) 0.090 (2,29) 0.020 (0,51) MIN
E1 D2 / E2 8 14
0.050 (1,27) 9 13 0.008 (0,20) NOM
0.021 (0,53) 0.013 (0,33) 0.007 (0,18) M
NO. OF PINS ** 20 28 44 52 68 84
D/E MIN 0.385 (9,78) 0.485 (12,32) 0.685 (17,40) 0.785 (19,94) 0.985 (25,02) 1.185 (30,10) MAX 0.395 (10,03) 0.495 (12,57) 0.695 (17,65) 0.795 (20,19) 0.995 (25,27) 1.195 (30,35) MIN
D1 / E1 MAX 0.356 (9,04) 0.456 (11,58) 0.656 (16,66) 0.756 (19,20) 0.958 (24,33) 1.158 (29,41) MIN
D2 / E2 MAX 0.169 (4,29) 0.219 (5,56) 0.319 (8,10) 0.369 (9,37) 0.469 (11,91) 0.569 (14,45) 4040005 / B 03/95
0.350 (8,89) 0.450 (11,43) 0.650 (16,51) 0.750 (19,05) 0.950 (24,13) 1.150 (29,21)
0.141 (3,58) 0.191 (4,85) 0.291 (7,39) 0.341 (8,66) 0.441 (11,20) 0.541 (13,74)
NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Falls within JEDEC MS-018
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
MECHANICAL DATA
MSSO002E JANUARY 1995 REVISED DECEMBER 2001
DB (R-PDSO-G**)
28 PINS SHOWN 0,65 28 0,38 0,22 15 0,15 M
PLASTIC SMALL-OUTLINE
0,25 0,09 5,60 5,00 8,20 7,40
Gage Plane 1 A 14 08 0,25 0,95 0,55
Seating Plane 2,00 MAX 0,05 MIN 0,10
PINS ** DIM A MAX
14
16
20
24
28
30
38
6,50
6,50
7,50
8,50
10,50
10,50
12,90
A MIN
5,90
5,90
6,90
7,90
9,90
9,90
12,30 4040065 /E 12/01
NOTES: A. B. C. D.
All linear dimensions are in millimeters. This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion not to exceed 0,15. Falls within JEDEC MO-150
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as components) are sold subject to TIs terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TIs terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TIs goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or enhanced plastic are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949. Products Audio Amplifiers Data Converters DLP Products DSP Clocks and Timers Interface Logic Power Mgmt Microcontrollers RFID OMAP Applications Processors Wireless Connectivity www.ti.com/audio amplifier.ti.com dataconverter.ti.com www.dlp.com dsp.ti.com www.ti.com/clocks interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com www.ti.com/omap TI E2E Community e2e.ti.com www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2013, Texas Instruments Incorporated Applications Automotive and Transportation Communications and Telecom Computers and Peripherals Consumer Electronics Energy and Lighting Industrial Medical Security Space, Avionics and Defense Video and Imaging www.ti.com/automotive www.ti.com/communications www.ti.com/computers www.ti.com/consumer-apps www.ti.com/energy www.ti.com/industrial www.ti.com/medical www.ti.com/security www.ti.com/space-avionics-defense www.ti.com/video

Slas 052 G

Transféré par

Informations du document

Description originale:

Titre original

Copyright

Formats disponibles

Partager ce document

Partager ou intégrer le document

Options de partage

Avez-vous trouvé ce document utile ?

Ce contenu est-il inapproprié ?

Droits d'auteur :

Formats disponibles

Slas 052 G

Transféré par

Droits d'auteur :

Formats disponibles

TLC1542I, , TLC1542M, , TLC1542Q TLC1542C, TLC1543C, TLC1543I, TLC1543Q

10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS

FK OR FN PACKAGE (TOP VIEW)

A2 A1 A0 VCC EOC I/O CLOCK ADDRESS DATA OUT CS REF +

A8 GND A9 A10 REF

TLC1542I, , TLC1542M, , TLC1542Q TLC1542C, TLC1543C, TLC1543I, TLC1543Q

0C to 70C -40C to 85C -40C to 125C -55C to 125C

FUNCTIONAL BLOCK DIAGRAM

Input Address Register

Output Data Register

10-to-1 Data Selector and Driver

TYPICAL EQUIVALENT INPUTS

Submit Documentation Feedback

TLC1542I, , TLC1542M, , TLC1542Q TLC1542C, TLC1543C, TLC1543I, TLC1543Q

EOC GND I/O CLOCK

Submit Documentation Feedback

TLC1542I, , TLC1542M, , TLC1542Q TLC1542C, TLC1543C, TLC1543I, TLC1543Q

Submit Documentation Feedback

TLC1542I, , TLC1542M, , TLC1542Q TLC1542C, TLC1543C, TLC1543I, TLC1543Q

ANALOG INPUTS AND TEST MODES

Submit Documentation Feedback

TLC1542I, , TLC1542M, , TLC1542Q TLC1542C, TLC1543C, TLC1543I, TLC1543Q

Table 2. ANALOG-CHANNEL-SELECT ADDRESS

Table 3. TEST-MODE-SELECT ADDRESS

VrefVref+ (1) (2)

CONVERTER AND ANALOG INPUT

Submit Documentation Feedback

TLC1542I, , TLC1542M, , TLC1542Q TLC1542C, TLC1543C, TLC1543I, TLC1543Q

512 Node 512

Figure 1. Simplified Model of the Successive-Approximation System

REFERENCE VOLTAGE INPUTS

Submit Documentation Feedback

TLC1542I, , TLC1542M, , TLC1542Q TLC1542C, TLC1543C, TLC1543I, TLC1543Q

ABSOLUTE MAXIMUM RATINGS

Operating free-air temperature range

RECOMMENDED OPERATING CONDITIONS

VCC+0. 2 VCC 0.8

TLC1542I, , TLC1542M, , TLC1542Q TLC1542C, TLC1543C, TLC1543I, TLC1543Q

RECOMMENDED OPERATING CONDITIONS (continued)

IOZ IIH IIL ICC

All typical values are at VCC = 5 V, TA = 25C.

UNIT LSB LSB LSB

Submit Documentation Feedback

TLC1542I, , TLC1542M, , TLC1542Q TLC1542C, TLC1543C, TLC1543I, TLC1543Q

OPERATING CHARACTERISTICS (continued)

See See See See See See

(4) (4) (4) (4) (4) (4)

TLC1543C, I, or Q TLC1542M TLC1542C, I, or Q

Full-scale error, see

TLC1543C, I, or Q TLC1542M TLC1542C, I, or Q

Total unadjusted error, see

TLC1543C, I, or Q TLC1542M ADDRESS = 1011 512 0 1023

Self-test output code, see Table 3 and

Total cycle time (access, sample, and conversion)

s I/O CLOCK periods ns ns ns ns s ns ns ns ns ns s

Submit Documentation Feedback

TLC1542I, , TLC1542M, , TLC1542Q TLC1542C, TLC1543C, TLC1543I, TLC1543Q

PARAMETER MEASUREMENT INFORMATION

Figure 2. Load Circuits

Figure 3. DATA OUT Enable and Disable Voltage Waveforms

Figure 4. ADDRESS Setup and Hold Time Voltage Waveforms

Figure 5. I/O CLOCK Setup and Hold Time Voltage Waveforms