740

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 59, NO. 2, FEBRUARY 2012

Efcient Harmonic Filter Allocation in an Industrial Distribution System

Philip E. C. Stone, Member, IEEE, Jingjiang Wang, Student Member, IEEE, Yong-June Shin, Member, IEEE, and Roger A. Dougal, Senior Member, IEEE

AbstractIn order to properly suppress the harmonic current in a power system, the harmonic similarity metric is developed in this paper and used to establish an efcient strategy for harmonic lter placement. To validate the strategy, an industrial distribution system is analyzed under two harmonic current injection scenarios. It is demonstrated that the proposed strategy has a robust ability to successfully determine the most efcient and effective location for placing a harmonic lter bank based upon the desired objectives. The two harmonic current injection scenarios serve to validate the proposed strategy regardless of the power distribution level at which harmonic current is injected. Index TermsFiltering, harmonic similarity (HS), industrial distribution system, power quality, power-system harmonics.

I. I NTRODUCTION ODAY, power systems are increasingly evolving to employ more efcient and controllable power electronic devices [1][5]. For example, renewable power generation is growing in capacity across the world, and a smart grid will require the integration of this power to the existing electric grid via power converters [6]. Unfortunately, the nonlinear nature of this equipment inherently creates distortion in the power system because of the harmonic characteristics of the current they draw [3][13]. From the power system perspective, these devices appear to be sources that inject harmonic currents into the system [1], [4], [10], [14]. This ow of harmonic current in the system results in distorted voltage drops and an increase in harmonic pollution [3], [12], [13], [15]. The effects of this voltage pollution include equipment overheating, interference with communications, fuses blowing, power factor deterioration, and motor failures [1], [5], [12]. The implementation of harmonic lters is a common method of suppressing harmonic current in power systems [16]. There have been many attempts to properly design lters to achieve the maximum harmonic current suppression in utility power systems. Most of the existing harmonic ltering methods seek to optimize size and/or cost of a lter(s) [8], [9], [17]. Both of

Manuscript received June 11, 2010; revised October 28, 2010 and January 14, 2011; accepted April 27, 2011. Date of publication May 19, 2011; date of current version October 18, 2011. This work was supported in part by the Electric Ship Research and Development Consortium, U.S. Ofce of Naval Research, under Grant N00014-00-0368 and in part by the National Science Foundation under Grant 0747681 through CAREER: Diagnostics and Prognostics of Electric Cables in Aging Power Infrastructure. The authors are with the Department of Electrical Engineering, University of South Carolina, Columbia, SC 29201 USA (e-mail: shinjune@cec.sc.edu). Color versions of one or more of the gures in this paper are available online at http://ieeexplore.ieee.org. Digital Object Identier 10.1109/TIE.2011.2157279

these factors are extremely important, but another factor that is equally important is lter location. As explained in [15], a successful lter placement strategy will utilize the minimum number of lters to have the greatest positive impact on the power quality of the system. Additionally, in [14], a single metric is used to determine an optimal power bus at which to place a lter. As a more general extension, the objectives of this paper are to develop and incorporate a single metric into an efcient strategy to optimally place a single lter bank that will both reduce the distortion on a sensitive bus to an acceptable level and simultaneously have the greatest impact on an overall system. In this way, the strategy inherently limits the size and capacity of the installed lters by limiting the number of lters to the minimum number required to meet the desired objectives. The proposed strategy is characterized by several key attributes. Although any lter placement scheme is dependent upon the impedance of the system, the proposed strategy requires only a limited knowledge of the system impedance. The strategy does not utilize the actual values of the system impedance. The strategy requires only the system nodal voltages and their hierarchical afliations, which will be further explained in Section IV. This feature allows the method to avoid errors that may arise due to malfunctioning loads, unaccounted for connectors, and/or incorrect impedance measurements. Measuring the system voltages is much less expensive than measuring the system currents and does not require the breaking of any lines. The strategy is also independent of the knowledge of the harmonic current injection locations and parameters. In addition to power electronic devices, sources of harmonic current injection may also include nonlinear and/or malfunctioning loads with unidentied locations and unknown parameters. In any case, it cannot be assumed that the particular harmonic orders, amplitudes, or phases of the current being injected into the system are known. In addition, this strategy will focus on the placement of passive harmonic lters only in this paper. Passive harmonic lters are easily tuned to provide a lowimpedance path to ground for particular harmonics and are relatively inexpensive and efcient [3]. In [18], a variation of the strategy was applied to multiple integrated ship power system architectures in an effort to determine the optimal voltage and frequency ratings of the system from a power-quality perspective. In this paper, an industrial distribution system described in Section II is used as a test bed for validating the extended application of the improved strategy. This section also provides a realization of the system

0278-0046/$26.00 2011 IEEE

STONE et al.: EFFICIENT HARMONIC FILTER ALLOCATION IN AN INDUSTRIAL DISTRIBUTION SYSTEM

741

Fig. 1. One-line diagram representing the balanced industrial distribution system [19].

via numerical simulation. The proposed metric for relating power system nodal disturbances to each other is conceptually and mathematically explained in Section III. Based on the proposed metric, an original strategy for determining the most efcient lter bank location is proposed in Section IV. Utilizing the traditional power-quality-index total harmonic distortion (THD) and the proposed metric-based strategy, Section V will examine the robustness of the strategy under various harmonic current injection scenarios applied to the industrial system. The concept and results are then analytically proven under a basic scenario in Section VI. A brief summary and conclusion are provided in Section VII. II. IEEE 13-B US I NDUSTRIAL D ISTRIBUTION S YSTEM A. One-Line Diagram The one-line diagram of the three-phase power system to be studied as a test bed for strategic harmonic lter placement is shown in Fig. 1. This power system is an IEEE 13-bus balanced industrial distribution system. It is a variation of the system in [19], which was extracted from a common system being used in many of the calculations and examples in the IEEE Color Book series. An additional level of voltage transformation was added to the original system for a more effective demonstration of the concepts proposed in this paper. This system to be studied can be viewed as an hierarchical power system with multiple levels. Each level is distinguished by a particular rated voltage range and electrically separated by a three-phase transformer. Power is generated at 115 kV onto bus 1, and that same voltage level is maintained on bus 2; therefore, buses 1 and 2 compose the top level or Level A. The voltage is stepped down via a three-phase transformer to 69 kV on bus 4. Additionally, power is generated at 69 kV onto bus 3. Together, these second-level buses compose Level B. The voltage level is transformed down for the third level, i.e., Level C, which consists of buses 58. The buses included in the next level, i.e., Level D, compose the fourth level of the hierarchy and the nal level of power distribution. In this paper, each of

Fig. 2. Simulation model of the balanced industrial distribution system in PSCAD.

the buses from 9 to 13 that compose Level D supply power to only one xed load. Individual loads are supplied by buses 413, with the enduser loads being those attached to buses 913. It is noted that bus 9 is typically a harmonic-injecting rectier load, and therefore, buses 6, 9, and 10 can tolerate slightly higher levels of distortion. For this paper, buses 1113 are considered sensitive loads with more strict distortion limits. B. Modeling and Simulation for Power Quality A simulation model of the industrial power system in the power-system simulation software PSCAD is shown in Fig. 2. Three-phase voltage sources with series resistance, parallel resistance, and parallel inductance represent the system generators. The output voltage levels of the generators are set to match those of the one-line diagram in Fig. 1. Each bus in the system is electrically connected by a series resistorinductor pair simulating electrical cabling. Each transformer is congured to be a step-down wyedelta transformer. The high (1) and low (2) sides of the transformers are rated as the bus voltages most directly connected to them. For example, the transformer between buses 4 and 6 is rated at 69 kV/13.8 kV, and the turns ratio is accordingly calculated. The loads at each bus are xed power loads, which take as input real power, reactive power, rated voltage, and rated frequency.

742

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 59, NO. 2, FEBRUARY 2012

TABLE I G ENERATION , L OAD , AND B US DATA

There are three factors that must be considered when seeking to relate one disturbance signal to another: 1) the frequencies of the components comprising the signals; 2) the magnitudes of each of the frequency components; and 3) the phases of each of the frequency components. These three parameters are given priority as the backbone of the proposed harmonic metric, in that order. In an attempt to simultaneously: 1) provide an understanding of the relationship between the disturbance at one node and another and 2) develop a scheme to strategically and efciently lter harmonics in a system, a metric known as Harmonic Similarity (HS) has been developed. HS is the average of two submetrics, i.e., HS in magnitude HSMag and HS in phase HSPhase . A. HS in Magnitude

As long as the voltage across the load and the frequency are within 20% of the rated values, the RLC values of all phases of the load are updated to maintain the real and reactive power ratings whenever the voltage of any phase experiences a zero crossing. This type of load was chosen in order to coincide, as closely as possible, with the standard IEEE system load values, which are only provided in terms of rated voltage, real power, and reactive power. The load ratings for this simulated power system is shown in Table I [19]. Each bus in Fig. 2 has been labeled with a shape and number representing the bus number for easier viewing. The particular shape and its color are indicative of the hierarchical level to which that bus belongs. Similar voltage levels share the same shape and color and will be utilized, as explained in Section IV. III. H ARMONIC M ETRICS The classical THD metric is used to quantify the variation of a pure sinusoidal signal from its intended fundamental frequency and to provide a measure of the effect that harmonics have on the power system voltage [10]. It is dened in [10] as 1 THD = |1 |
n=

The HSMag metric encompasses two of the three parameters: frequency and magnitude. Let the voltage signals x(t) and y (t) at nodes X and Y be dened as x(t) = fx (t) + dx (t) y (t) = fy (t) + dy (t) (2) (3)

where f (t) is the fundamental frequency component and d(t) is the harmonic frequency content of the disturbance. Let the Fourier transforms of the disturbance signals be dened as

Dx (f ) =

dx (t)ej 2f t dt

(4)

Dy (f ) =

dy (t)ej 2f t dt.

(5)

Based on these denitions, (6) represents the similarity function known as the cross-power spectrum, i.e.,
SY X (f ) = Dy (f ) Dx (f )

(6)

|n |2
n=2

(1)

where |n | represents the amplitude (or root-mean-square value) of the individual harmonic voltages [11]. Because of its general acceptance and effectiveness, THD is used to quantify the amount of disturbance at a given node in a power system for this paper. However, THD (and other traditional power-quality indexes) is limited in application as it provides no indication of the relationship the disturbance at one node has with another. The only situation in which the value of THD provides this type of information is if there is a solitary source of disturbance in the power system. Unfortunately, in any real power system, there are multiple sources of disturbance with various magnitudes and phases. As these disturbances propagate throughout a power system, they may constructively or destructively add, limiting the effectiveness of classical power-quality indexes.

where Dx (f ) denotes the complex conjugate of Dx (f ). The cross-power spectrum is a similarity function in that it essentially amplies the magnitudes of the frequency components that the two signals have in common and attenuates the magnitudes of the frequency components they do not have in common. HSMag is dened as a normalized version of SY X (f ) as

HSMag =

2 |SY X (f )| df 100%. |SY Y (f )| df + |SXX (f )| df

(7)

The normalization limits the value of the metric to be between 0 and 100 so that it may be represented as a percentage. If the two signals have identical disturbance frequency content, HSMag will be 100%. If the two signals share no common frequency components, even if they have identical THD values, the metric will be 0%.

STONE et al.: EFFICIENT HARMONIC FILTER ALLOCATION IN AN INDUSTRIAL DISTRIBUTION SYSTEM

743

B. HS in Phase While HSMag provides a measure of how similar the frequency components are in magnitude, it does not consider the third parameter: phase. Fortunately, a primary advantage of the cross-power spectrum is that it preserves the phase difference between the two signals at each frequency. This phase difference can be used to further evaluate the similarity between two signals and to decipher direction. The phase difference at each frequency, i.e., Y X (f ), is incorporated into the following denition that actually measures how dissimilar two signals are: HDisSPhase =
1

Fig. 3. Hierarchical diagram of a generic power system.

Y X (f ) |SY X (f )| df 100%. |SY X (f )| df

(8)

intentions of the HS metric is to allow for such a strategy to be simple and intuitive. This strategy satises those criteria.

This equation is also normalized to be between 0 and 100 so that it may be represented as a percentage and also so that it may be on the same scale as HSMag . If all of the frequency components common to both signals are perfectly in phase, meaning 0 of phase shift, then Y X (f ) = 0 for all f . Equation (8) simply becomes 0%, and the signals have no degree of phase dissimilarity, which means they are 100% similar in phase. If all frequency components are completely out of phase (phase shift of ), then Y X (f ) = . The value of HDisSPhase is 100%, respectively, meaning the signals are 0% similar in phase. Weighting the phase difference at each frequency by the magnitude of the cross-power spectrum at that frequency ensures that the frequencies with the largest amount of energy are given highest priority. The sign of the dissimilarity provides information as to which signal is leading or lagging. To convert this measure of dissimilarity into a measure of similarity and maintain the proper direction, we have HSPhase = 100 |HDisSPhase |, |HDisSPhase | 100, if HDisSPhase 0 if HDisSPhase < 0.

A. Power-System Hierarchy A hierarchical representation of a generic power system is shown in Fig. 3. The purpose of each bus in this diagram is to distribute power both to loads and/or to other lower level buses. The top level of the hierarchy, or Level A, is the level at which power is generated for the system at the greatest voltage. A hierarchical level change is identied by either a power conversion module (typically an alternating-current transformer) or by a bus distributing power to more than one other load or bus. This generic power system could have any number of hierarchical levels, and this hierarchical structure is important when developing a lter placement strategy. Typically, particular loads of a power system will be sensitive to high levels of voltage distortion. Proper protection of these sensitive loads is vital to the reliability of the system. The purpose of the HS-metric-based strategy is twofold. In order of priority, it must indicate the most efcient single lter bank location to: 1) ensure the quality of power delivered to the sensitive load(s) and 2) decrease the level of power-quality degradation systemwide. To accomplish the second of these two objectives, the most efcient location for a lter bank is assumed to be at a bus. For clarication, a bus may be a single node or a set of nodes. Each bus supplies power to multiple loads and to lower level buses. Therefore, a bus is the most efcient location for a single lter bank to have the greatest effect on the largest number of nodes in the system. By the same logic, the higher the hierarchical level of the bus on which the lter bank can be effectively placed, the greater the number of nodes that will be affected by the lter bank. However, if placing the lter bank on the highest level does not also result in sufciently greater power quality for the sensitive loads of the system, it is still unsuccessful. Therefore, the purpose of the strategy is to determine the highest level bus at which a lter bank can be placed and still effectively protect the intended sensitive loads. B. Filter Placement Strategy Fig. 4 outlines the steps of the proposed algorithm. The rst step is to identify the load most in need of protection. This is the sensitive load with the greatest amount of unacceptable distortion. The second step is to compute the HS metric

This measure of HSPhase takes into account all three parameters but gives the greatest emphasis to frequency and phase. Submetrics HSMag and HSPhase may be averaged together to obtain a complete measure of HS, i.e., HS = HSMag + |HSPhase | . 2 (9)

This HS metric denition establishes a relationship between the disturbances at the nodes in a system. The component frequencies, magnitudes, and phase shifts of a signal at a particular node dene that signal and give it a unique signature. When properly applied, the HS metric can be used to strategically place harmonic lters to best preserve the quality of power at the nodes that need it the most. IV. S TRATEGIC F ILTER P LACEMENT A PPROACH In order to use the HS metric developed in Section III to properly place a harmonic lter bank, a strategy has been devised. In this section, the strategy will be developed considering a generic power system to maintain generality for a broad range of applications. In Section V, it will be specically applied to the industrial system described in Section II. One of the

744

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 59, NO. 2, FEBRUARY 2012

or buses on the top level exceed the action threshold, the lter bank should be placed on whichever of them has the greatest HS value. For the generic system in Fig. 3, Level A is composed of buses 13. If the HS from the sensitive load to one of these buses is above the calculated threshold, the lter bank should be placed on that bus. If the HS value from the sensitive load to more than one of these buses has a value above the threshold, the lter bank should be placed at whichever of those buses has the highest HS value. If the value of the HS metric to each of the top level buses is not above that threshold, it should be determined if the next level down is the last (bottom) level of the hierarchy. For the generic system, the next level down (Level B, buses 4 and 5) is not the nal level. Thus, it is then determined whether the HS from the sensitive load to either of the Level B buses exceeds the threshold. If so, the lter bank is placed on whichever of the buses composing Level B exceeds the HS threshold. If they both exceed the threshold, the lter bank is placed at whichever of them has the greatest HS value. If neither of them exceed the threshold, it is determined whether the next level down (Level C) is the nal hierarchical level. The strategy would continue in this way until either a lter bank is placed, or the nal level of the hierarchy is reached as outlined in the owchart in Fig. 4. If the strategy makes it to the nal level, the lter bank is placed on whichever nal-level bus exceeds the HS threshold and has the greatest HS value. If no HS value exceeds the action threshold, the lter bank is placed at the sensitive load of interest to ensure its protection.
Fig. 4. Filter placement strategy based on HS metric.

between the voltage at that load and the voltage at each of the buses in the system on all levels and determine an action threshold. The threshold begins with the maximum HS value of 100%. Then, let pi be dened as the maximum value of the set of HS values from the sensitive load to the nodes on level i. If there are N levels in the system, threshold can be dened as = 100% 1 N
N

C. Performance Metrics To properly validate whether the HS-metric-based strategy correctly identied the proper location for the lter bank, the following two performance metrics have been devised. 1) Maximum THD among sensitive loadsthe maximum THD as shown by any one of the sensitive loads when a properly tuned lter bank is placed at a particular location. If any one of the sensitive loads is above a standard THD limit, the location is an unsuccessful one. Therefore, a bus will either pass or fail based upon this metric. This metric measures the effectiveness of a particular lter bank placement and will eliminate many of the buses as potential candidates for lter placement. The efciency of the lter bank locations that pass is examined with the second performance metric. 2) Average THD among all power distribution busesthe average THD among all of the power distribution buses is calculated to determine the systemwide efciency of a lter bank placement, regardless of sensitivity. This metric is designed to provide a measure of the range of the effectiveness of a particular lter placement. The lower the average THD is, the more nodes the lter positively affects, and the more efcient the lter bank placement is. These metrics will combine to provide a measure of the effectiveness and the efciency of a particular lter placement. Comparison of the value of each metric for each placement will indicate the optimal placement for a single harmonic lter

pi
i=1

(10)

where pi = pi /N . The terms inside the summation represent the average of the maximum HS values on each level. Subtracting this systemwide average from the original 100% creates a threshold that is achievable based upon the distribution of the HS values in the system. Dividing this value by the number of levels prevents the penalty from becoming undesirably large if a number of levels have extremely high HS values. The HS value from the sensitive load to itself will always be 100%. Even considering the extreme case in which all other HS values are 0%, will be 100%, and only the sensitive load itself will meet the threshold. With the obtained metric values and threshold, the strategy is simple. First, observe the HS values between the voltage across the sensitive load of interest and the voltages on the toplevel buses. If the HS values between the sensitive load and any Level-A bus is above the action threshold value, the lter bank should then be placed on the top level. If multiple nodes

STONE et al.: EFFICIENT HARMONIC FILTER ALLOCATION IN AN INDUSTRIAL DISTRIBUTION SYSTEM

745

TABLE II H ARMONIC C URRENT I NJECTION S CENARIOS

bank. These metrics are used in simulation only to validate the indication of the strategy. The strategy itself requires only the voltage signals at each bus and their hierarchical afliations to provide an indication. It does not need to assess the effects of placing a lter at each potential location, nor does it require the knowledge of the system impedance or harmonic injection locations. This capability allows the strategy to be more practical and feasible for real-world applications. V. R ESULTS AND A NALYSIS The IEEE distribution system schematic in Fig. 2 will be analyzed under two different harmonic disturbance injection scenarios to explore the effectiveness of the HS-based strategy developed in the previous section. Harmonic current will be injected into the system at two locations for each of the two scenarios. The arrangement of the sources and the tuned harmonic current injection parameters for each scenario are summarized in Table II. For each scenario, the 7th, 11th, and 17th harmonics are injected onto bus 6. The other harmonic current injection source is moved from one power distribution level to another. The devised scenarios will determine the capability of the strategy to detect the most efcient and effective location at which to place a single lter bank when harmonic current is injected at various levels of the system, without knowledge of this information. For scenario 1, the 5th, 13th, and 17th harmonics are injected onto bus 4 of Level B. For scenario 2, the 5th, 13th, and 17th harmonics are injected onto bus 8 of Level C. These scenarios incorporate a combination of the most common power system harmonics. Because nonlinear loads are shown by the power system as sources of harmonic current, and this approach allows for the injection of any harmonic current prole, this strategy is designed to be successful, even considering a diverse array of nonlinear loads. Under baseline conditions (no external harmonic current injections), the greatest THD value in the system is 0.47% at bus 9. Therefore, to properly lter the bus indicated by the metric-based strategy, the harmonic spectrum of the voltage on the indicated bus is analyzed, and any harmonic with a magnitude exceeding 1% (approximately twice that of the baseline value) of the magnitude of the fundamental frequency is allocated a single-tuned lter. The lters are then combined into a bank and placed as indicated by the strategy. The magnitudes of the injected harmonics were managed to generally exceed the limits specied by [10], without being

Fig. 5. THD values prior to ltering and HS metric under Scenario 1. (a) Nodal voltage THD values under Scenario 1 prior to ltering. (b) HS between bus 13 and the other buses under Scenario 1.

unrealistic. This standard limits voltage THD to 5%, with no single harmonic exceeding 3%. With these standards as a guideline of power quality, the THD limit for a sensitive load (the individual loads supplied by buses 1113 in Fig. 1) is set to 4%, although it could reasonably be set lower. Therefore, a sensitive load with a THD value greater than 4% is considered a sensitive load of interest in need of protection. A. Scenario 1: Harmonic Source on Levels B and C The disturbance distribution under Scenario 1 prior to any ltering is shown by the THD values in Fig. 5(a). Notable is that all three sensitive loads (buses 1113) have distortion exceeding the 4% threshold. It is also notable that bus 6 has a signicantly greater amount of distortion than the other buses due to the combination of the injected harmonic currents and the impedance prole of the system. The ve buses with greatest disturbance, in descending order, are buses 6, 10, 9, 4, and 7. If a bus were to be chosen as the proper location for a lter bank based upon THD only (because the injection locations and the system impedance are unknown), bus 6 would be the choice because it has the greatest disturbance. In order to more distinctively indicate the proper bus at which to place a lter bank, the steps of the HS-metric-based strategy are followed. Bus 13 is the bus with the greatest disturbance among the sensitive loads; therefore, the HS from bus 13 to

746

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 59, NO. 2, FEBRUARY 2012

TABLE III PASSIVE F ILTER PARAMETERS FOR B US 4 F ILTER BANK U NDER S CENARIO 1

each of the other buses in the system is calculated and shown in Fig. 5(b). Employing the denition in (10), action threshold is calculated from the HS values to be 82.2%. The HS from bus 13 to Level-A buses 1 and 2 are checked rst. The HS from bus 13 to neither of these buses is above this threshold; thus, the strategy moves on to Level-B buses 3 and 4. The HS from bus 13 to both of these buses is above the threshold; hence, both of these two buses are the candidates for the most efcient lter bank placement and the HS values to the rest of the buses do not need to be checked. The HS to bus 4 is the greater of the two; therefore, according to the strategy, it is the optimal candidate of the 13 buses on which to place a single harmonic lter bank. The only three harmonics of the bus-4 voltage that exceed the 1% action level for ltering are the three harmonics injected onto that bus, i.e., the fth, 13th, and 17th harmonics of 60 Hz. Therefore, the lter bank placed at bus 4 consists of three single-tuned passive series LC lters tuned with the parameters given in Table III. During the design of the lters, either inductance L or capacitance C must be chosen, and the other must be tuned in order to achieve the appropriate harmonic frequency. These lters were designed by choosing a standard capacitor value of 100 F, then calculating the corresponding inductance value because the limitations on commercially available capacitors is more strict than for inductors. This work presumes that any reduction in the voltage at the bus on which the lter bank is placed will be properly compensated for by the power generator controller to maintain the rated voltage and power levels noted in Table I. Furthermore, these specically tuned lters avoid system resonance due to the inclusion of the inductive element that causes a voltage drop of equal amplitude across the capacitive and inductive elements, but with a 180 phase shift. The lters therefore avoid becoming unintentional capacitive acceptor circuits (as is the potential of power factor correction capacitor banks), which can amplify voltages. However, it is important to reiterate that the primary purpose of this paper is not passive lter design but, rather, strategic and efcient passive lter bank placement. A lter bank is properly designed and placed to absorb the three harmonics of greatest amplitude for each bus in the system individually for a fair comparison and to calculate the performance metrics. The performance metrics for Scenario 1 are shown in Fig. 6. In each metric gure, the THD value of the particular metric is given on the vertical axis, which is the result of placing a properly tuned lter bank at the bus number indicated on the horizontal axis. For example, according to Fig. 6(a), when a properly tuned lter bank is placed at bus 4, the maximum resulting THD value out of buses 1113 (the

Fig. 6. Performance metrics for each lter bank placement under Scenario 1. (a) Maximum THD among sensitive loads for each lter bank placement under Scenario 1. (b) Average THD among all power distribution buses for each lter bank placement under Scenario 1.

sensitive buses) is 0.98%. The lter bank placement corresponding to 0 on the horizontal axis of each gure is representative of the value of the metric without any lters in the system. Fig. 6(a) demonstrates that only the two buses that also exceed the HS threshold are acceptable locations for a single lter bank. If only a single lter bank is placed at any bus other than bus 3 or 4, at least one of the sensitive loads will not be sufciently protected. Of the two acceptable lter bank placements, bus 4 most effectively reduces the distortion shown by the sensitive buses. To provide an understanding of the systemwide effect of each lter bank placement, the average THD for all of the buses in the system is shown in Fig. 6(b). This gure shows that placing a lter bank at either bus 3 or 4 not only has the greatest effect on the THD of the sensitive loads but also on the average THD of all of the buses systemwide. Bus 4 again is the top performer. The performance metrics have veried the selection of bus 4 as the most effective and efcient lter bank location. The resulting THD values in the system when a lter bank is placed at bus 4 are shown in Fig. 7(a). The sensitive loads connected to buses 1113 show a reduction in distortion to well below the 4% THD limit when the lter bank is placed at

STONE et al.: EFFICIENT HARMONIC FILTER ALLOCATION IN AN INDUSTRIAL DISTRIBUTION SYSTEM

747

Fig. 7. Comparison of the THD values for two different lter bank placements under Scenario 1. (a) THD values when a lter bank is placed at bus 4 under Scenario 1. (b) THD values when a lter bank is placed at bus 6 under Scenario 1.

Fig. 8. THD values prior to ltering and HS metric under Scenario 2. (a) Nodal voltage THD values under Scenario 2 prior to ltering. (b) HS between bus 13 and the other buses under Scenario 2.

node 4. Furthermore, each bus in the system shows a reduction in THD due to the fact that the strategy was able to determine the highest acceptable level of power distribution at which to place a lter bank and still protect the sensitive buses. However, if a lter bank were placed at bus 6 (and tuned for the greatest three harmonics present on that bus) as indicated by the THD metric alone, Fig. 7(b) shows that the sensitive loads are still unacceptably distorted, and the systemwide effect is compromised as well. These results demonstrate the capability of the HS-metric-based strategy to achieve the dual purposes of most efciently and effectively protecting the sensitive loads of interest and simultaneously improving the quality of power throughout the system. Furthermore, these goals were met without having knowledge of the system impedance.

B. Scenario 2: Two Harmonic Sources on Level C Under this scenario, a harmonic disturbance source is moved from bus 4 (Level B) to bus 8 (Level C). The THD values prior to ltering are shown in Fig. 8(a). The different arrangement of harmonic disturbances is apparent in this gure. No longer does bus 3 or 4 (Level B) have any signicant distortion. Buses 5, 7, and 11 also are no longer noticeably distorted. The distortion at each of the other buses in the system is lower as well, but two

of the three sensitive loads (buses 12 and 13) are still distorted beyond the allowance of 4% THD. The HS from bus 13 (still the sensitive load of greatest distortion) to each of the other buses in the system is shown in Fig. 8(b). The action threshold is calculated to be = 86.6%. Starting with Level A, it is apparent that neither the HS between buses 13 and 1 nor the HS between buses 13 and 2 exceeds the threshold to be considered a lter bank placement candidate. The same is true for Level-B buses 3 and 4. However, the HS to one of the Level-C buses, i.e., bus 8, is above the action threshold. Therefore, despite the facts that a greater amount of current is injected onto bus 6 and it has a higher voltage THD, bus 8 is indicated as the optimal candidate for strategic harmonic lter bank placement according to the strategy. The only three harmonics of the bus 8 voltage that exceed the 1% action level for ltering were the three harmonics injected onto that busthe 5th, 13th, and 17th harmonics of 60 Hz. Therefore, the lter bank to be placed at bus 8 again consists of three single-tuned passive lters with the parameters shown in Table III. The performance metrics in Fig. 9 will be used to assess the validity of bus 8 as the most effective and efcient lter bank placement. The maximum THD among sensitive loads metric shown in Fig. 9(a) clearly indicates that bus 8 is the only acceptable location at which to place the lter bank and properly protect each of the sensitive loads. Bus 13 is within 0.5% THD of being

748

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 59, NO. 2, FEBRUARY 2012

Fig. 9. Performance metrics for each lter bank placement under Scenario 2. (a) Maximum THD among sensitive loads for each lter bank placement under Scenario 2. (b) Average THD among all power distribution buses for each lter bank placement under Scenario 2.

Fig. 10. Comparison of the THD values for two different lter bank placements under Scenario 2. (a) THD values when a lter bank is placed at bus 8 under Scenario 2. (b) THD values when a lter bank is placed at bus 6 under Scenario 2.

that bus 8 is indeed the proper lter bank placement under Scenario 2. VI. A NALYTICAL A DMITTANCE M ATRIX A PPROACH To demonstrate the accuracy of the simulated harmonic distribution and the effects of each lter placement, an analytical approach is taken using the admittance matrix of the 13-bus IEEE industrial distribution system. To form the admittance matrix of the system, all load, cable, and transformer impedance are reected to the bus 4 primary voltage of 69 kV. The classical admittance matrix approach assumes a single particular frequency. The purpose of this analytical approach is to study the effect of harmonic currents in the system. Therefore, because the fth harmonic (300 Hz) is one of the most prevalent power system harmonics, it is chosen as the frequency for which the admittance is determined. The elements of the symmetrical system admittance matrix for 300 Hz are provided in Table IV. The relationship between the voltages at each bus in the system (V), the admittance at each bus (Y), and the current source vector input (I) describing the currents being injected into the system is provided by YV = I. For generality, the amplitude of the injected harmonic current will be represented as Ih . The basic scenario under which the system is analyzed is with 100 Ih of the fth harmonic current

acceptable as well, but bus 8 vastly outperforms bus 13. The systemwide effect of each lter bank placement is shown by the average THD of all the buses for each lter bank placement, as shown in Fig. 9(b). Placing a lter bank at bus 8 provides excellent overall protection. However, placing a lter bank at bus 6 slightly outperforms bus 8 by 0.3%, but this placement does not sufciently protect the sensitive loads, as illustrated by the previous performance metric, and is not a candidate. Therefore, the two performance metrics combine to validate the indication of bus 8 by the HS metric-based strategy as the most efcient and effective lter bank placement under Scenario 2. The resulting nodal THD values in the system when a lter bank is placed at bus 8 are shown in Fig. 10(a). In comparison to the THD distribution before ltering shown in Fig. 8(a), the amount of disturbance at three of the six buses that previously had signicant distortion levels has been reduced to a negligible amount of disturbance by placing the lter bank at bus 8, including the disturbance levels at each of the sensitive loads. On the other hand, Fig. 10(b) demonstrates that placing the lter bank at bus 6, as indicated by THD alone leaves the sensitive loads with excessive distortion. Therefore, the HS metricbased strategy and the performance metrics correctly indicate

STONE et al.: EFFICIENT HARMONIC FILTER ALLOCATION IN AN INDUSTRIAL DISTRIBUTION SYSTEM

749

TABLE IV A DMITTANCE M ATRIX Y OF THE IEEE 13-B US I NDUSTRIAL D ISTRIBUTION S YSTEM

TABLE VI HS B ETWEEN B US 13 AND A LL OTHER B USES IN THE S YSTEM

TABLE V C ALCULATED H ARMONIC VOLTAGES P RIOR TO F ILTERING

being injected onto bus 6 and 95 Ih of the fth harmonic current being injected onto bus 8. Thus, I6 = 100 Ih , I8 = 95 Ih , and all other elements of I are set to be 0. This basic scenario is intended to be a simplication of Scenario 2 in Section V-B. The purpose is to prove that the effect of the lter placements in simulation are accurate according to theoretical analysis. Given that Z = Y1 , the voltage at bus n in the industrial distribution system is given by Vn = Zn,6 I6 + Zn,8 I8 . (11)

Accordingly, the values of the voltages in the system before ltering are provided in Table V. The distribution is similar to that shown in Fig. 8(a) but not identical. The differences arise from the different harmonic injection prole consisting of only a single harmonic and not fully accounting for all of the complexities in the simulation models with a static admittance matrix. There is no dened limit under this basic scenario, but the sensitive load at bus 13 has a notable amount of harmonic voltage greater than the other sensitive loads; thus, the HS from bus 13 to all other nodes is calculated using (9). The HS values above 30% on Levels AC (as well as the HS from bus 13 to itself because this is the nal option in the strategy) are provided in Table VI. The HS threshold is calculated to be = 85.0%. This distribution of the HS values is similar to the distribution of the

HS values under Scenario 2 in Fig. 8(b), except that it is not as apparent that bus 8 is the bus at which the lter should be placed because the HS to bus 8 does not exceed the HS threshold. However, the HS to bus 8 is still the greatest HS value among all the HS values between bus 13 and all lower level buses. The reasons for the difference between this basic scenario and Scenario 2 are the same as those listed for the different harmonic distortion voltage distributions. Other reasons include the fact that this admittance matrix, as is typical, considers only the imaginary part of the complex impedance in the system, thus limiting the contribution of the HSPhase portion of the HS metric. The admittance of a single-tuned lter tuned to sink the fth harmonic (L = 2.815 mH and C = 100 F) is sequentially included at each bus in the system to independently observe the effect of each lter placement. After adding the admittance of the lter to the proper term in admittance matrix Y, impedance matrix Z is recalculated and the voltages in the system, i.e., V, are accordingly updated. Because each lter is a low-impedance path to ground, only one term in the admittance matrix provided in Table IV will change after each iteration, but that change will have an effect on multiple terms in the impedance matrix. The decision for a lter placement should be made from the HS values and threshold computed from the simulation due to its more accurate and inclusive voltage calculations. However, even if we consider the simplied admittance matrix approach and the corresponding HS values, the indication is to place the lter at bus 13. Considering only the harmonic voltage distribution shown in Table V, it would appear that bus 6 is the logical placement because it has the highest harmonic distortion level. However, a lter must rst and foremost protect the sensitive loads of the system, as outlined in Section IV. A version of the performance metrics introduced in Section IV are dened for this single-frequency analytical admittance matrix approach. Similar to the rst performance metric, Table VII provides the maximum harmonic voltage (the distortion) across any sensitive load after a lter is placed. From the second column in Table VII, it is determined that the only two lter placements that signicantly reduce (> 5% voltage reduction) the maximum harmonic voltage among the sensitive loads are buses 8 and 13. These are the buses indicated by the HS under Scenario 2 and under this simplied scenario, respectively. These are the only two locations at which a lter may be placed to satisfy the primary goal of protecting each of the sensitive loads. The average harmonic voltages among all of the power distribution buses in the system are provided in the third column in Table VII. These data reveal that under this basic scenario, placing a lter at bus 6 will most benet all of the nodes

750

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 59, NO. 2, FEBRUARY 2012

TABLE VII M AXIMUM H ARMONIC VOLTAGE A MONG S ENSITIVE L OADS A FTER A F ILTER I S P LACED

throughout the system. However, because that placement does not sufciently protect the sensitive loads, it is not a candidate. Placing the lter at either bus 8 or 13 will also reduce the systemwide harmonic distortion. As was the case under Scenario 2, in this case, some systemwide protection must be sacriced to ensure that the primary objective is met. This analytical approach shows that a basic admittance matrix analysis provides similar results to the complex simulation analysis. Although only a single harmonic is considered under this analytical scenario, the distributions of the harmonic voltage in the system before ltering and after each lter placement are similar to simulated Scenario 2. There are only two busesbuses 8 and 13under both Scenario 2 and this simplication of Scenario 2 that are candidates for lter placement based upon the prioritized objectives of the strategy. Analytically, the HS indicates bus 13 as the optimal bus to lter as opposed to bus 8 as indicated by the simulation. The reasons for the different indications are provided, but nevertheless, the strategy is successful in both the simulated and analytical scenarios. VII. C ONCLUSION This paper has dened a HS metric that relates the disturbance of the voltage at one bus to that at another bus in a system. This HS metric is incorporated into a strategy for intelligent harmonic lter placement. The primary advantages of this strategy are that it is independent of the knowledge of the system impedance (not independent of the impedance themselves), it is independent of the knowledge of the harmonic current injection locations and parameters, and the system nodal voltages and their hierarchical afliations are the only required inputs. The strategy uniquely considers the ow of the harmonics in terms of the HS that discerns nodal similarity based upon the harmonic magnitudes and harmonic phases, which are functions of the electrical impedance separating each node in the system. Thus, even adjacent nodes are uniquely identied. This information is strategically utilized to indicate the most efcient location at which to place a single lter bank in a system that is affected by multiple sources of harmonic disturbance.

The ability to accomplish this objective is proven by simulating an industrial distribution system under two different harmonic current injection scenarios. Under each scenario, a single bus was identied by the strategy as the most efcient and effective placement for a lter bank. Performance metrics were devised to validate that the metric-based strategy was successful. Under both scenarios, the indication of the strategy was in opposition to the indication of the voltage THD alone. Under the second scenario, the indication of the strategy also opposed the intuitive concept of placing the lter bank at the node at which the largest amount of current is injected. Still, under each scenario, it was proven that the strategy successfully determined the most efcient location to place a single lter bank in order to protect the sensitive loads of interest and also to positively impact the quality of power at the greatest number of buses systemwide. Instead of simply placing lters at the buses of highest distortion (voltage THD) value or excessively and inefciently placing lters at every load, a strategy implementing the devised HS metric has been proven effective for efcient lter bank placement independent of the knowledge of the system impedance values. This metric-based strategy is a tool to be used by power system engineers that minimizes cost, size, accessibility, and footprint in a unique way. To further verify the effectiveness of the HS metric-based strategy, more studies need to be carried out in the future. Particularly, the proposed strategy should be applied to specic real-world power system structures such as automotive plants and systems employing renewable energy sources, which can often lead to power-quality disturbances. The robust capabilities of the strategy will be tested and validated on systems under unbalanced conditions as well. Furthermore, the effectiveness of the strategy should be analyzed, implementing other ltering types such as active or hybrid ltering. It is necessary to analyze the tradeoff between the effectiveness and the increased cost and complexity of other methods in the future. R EFERENCES
[1] E. Thundberg and L. Sder, A Norton approach to distribution network modeling for harmonic studies, IEEE Trans. Power Del., vol. 14, no. 1, pp. 272277, Jan. 1999. [2] M. F. McGranaghan and D. R. Mueller, Designing harmonic lters for adjustable-speed drives to comply with IEEE-519 harmonic limits, IEEE Trans. Ind. Appl., vol. 35, no. 2, pp. 312318, Mar./Apr. 1999. [3] D. Alexa and A. Srbu, Optimized combined harmonic ltering system, IEEE Trans. Ind. Electron., vol. 48, no. 6, pp. 12101218, Dec. 2001. [4] P.-T. Cheng, S. Bhattacharya, and D. Divan, Experimental verication of dominant harmonic active lter for high-power applications, IEEE Trans. Ind. Appl., vol. 36, no. 2, pp. 567577, Mar./Apr. 2000. [5] A. Bhattacharya and C. Chakraborty, A shunt active power lter with enhanced performance using ANN-based predictive and adaptive controllers, IEEE Trans. Ind. Appl., vol. 58, no. 2, pp. 421428, Feb. 2011. [6] P. Rodrguez, A. Luna, I. Candela, R. Mujal, R. Teodorescu, and F. Blaabjerg, Multiresonant frequency-locked loop for grid synchronization of power converters under distorted grid conditions, IEEE Trans. Ind. Electron., vol. 58, no. 1, pp. 127138, Jan. 2011. [7] A. Hamadi, S. Rahmani, and K. Al-Haddad, A hybrid passive lter conguration for VAR control and harmonic compensation, IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 24192434, Jul. 2010. [8] Y. P. Chang, C. Low, and C. J. Wu, Optimal design of discretevalue passive harmonic lters using sequential neural-network approximation and orthogonal array, IEEE Trans. Power Del., vol. 22, no. 3, pp. 18131821, Jul. 2007.

STONE et al.: EFFICIENT HARMONIC FILTER ALLOCATION IN AN INDUSTRIAL DISTRIBUTION SYSTEM

751

[9] C. J. Chou, C. W. Liu, J. Y. Lee, and K. D. Lee, Optimal planning of large passive-harmonic-lters set at high voltage level, IEEE Trans. Power Syst., vol. 15, no. 1, pp. 433441, Feb. 2000. [10] IEEE Recommended Practices and Requirements for Harmonic Control in Electrical Power Systems, IEEE Std 519-1992, Jun. 1992. [11] A. Ortiz, C. Gherasim, M. Manana, C. J. Renedo, L. I. Eguiluz, and R. J. M. Belmans, Total harmonic distortion decomposition depending on distortion origin, IEEE Trans. Power Del., vol. 20, no. 4, pp. 2651 2656, Oct. 2005. [12] A. Luo, Z. Shuai, W. Zhu, and Z. J. Shen, Combined system for harmonic suppression and reactive power compensation, IEEE Trans. Ind. Electron., vol. 56, no. 2, pp. 418428, Feb. 2009. [13] V. F. Corasaniti, M. B. Barbieri, P. L. Arnera, and M. I. Valla, Hybrid active lter for reactive and harmonics compensation in a distribution network, IEEE Trans. Ind. Electron., vol. 56, no. 3, pp. 670677, Mar. 2009. [14] G. W. Chang, S. Y. Chu, and H. L. Wang, A new method of passive harmonic lter planning for controlling voltage distortion in a power system, IEEE Trans. Power Del., vol. 21, no. 1, pp. 305312, Jan. 2006. [15] M. T. Au and J. V. Milanovi, Planning approaches for the strategic placement of passive harmonic lters in radial distribution networks, IEEE Trans. Power Del., vol. 22, no. 1, pp. 347353, Jan. 2007. [16] D. Rivas, L. Morn, J. W. Dixon, and J. R. Espinoza, Improving passive lter compensation performance with active techniques, IEEE Trans. Ind. Electron., vol. 50, no. 1, pp. 161170, Feb. 2003. [17] Y. L. Chen, Optimal multi-objective single-tuned harmonic lter planning, IEEE Trans. Power Del., vol. 20, no. 2, pp. 11911197, Apr. 2005. [18] P. Crapse, J. Wang, J. Abrams, Y.-J. Shin, and R. Dougal, Power quality assessment and management in an electric ship power system, in Proc. IEEE Elect. Ship Technol. Symp., Arlington, VA, May 2007, pp. 328334. [19] IEEE Power Engineering Society: Task Force on Harmonics Modeling and Simulation, Test systems for harmonics modeling and simulation, IEEE Trans. Power Del., vol. 14, no. 2, pp. 579587, Apr. 1999. [20] J. J. Grainger and W. D. Stevenson, Jr., Power System Analysis. Singapore: McGraw-Hill, 1994, pp. 3033.

Jingjiang Wang (S08) received the B.S. and M.S. degree from Huazhong University of Science and Technology, Wuhan, China, in 2000 and 2003, respectively, and the Ph.D. degree from the University of South Carolina, Columbia, in 2010. He is currently with the Department of Electrical Engineering, University of South Carolina. His elds of research include time-frequency analysis, power quality, power systems, power electronics, and digital signal processing.

Yong-June Shin (S98M04) received the B.S. degree (with early completion honors) from Yonsei University, Seoul, Korea, in 1996, the M.S. degree from the University of Michigan, Ann Arbor, in 1997, and the Ph.D. degree from The University of Texas, Austin, in 2004. He joined the Department of Electrical Engineering, University of South Carolina, Columbia, as an Assistant Professor, and he was promoted to Associate Professor in 2010. His areas of research are power engineering, power electronics, with emphasis on power quality, and harmonics. His research interests include advanced signal processing theory: timefrequency analysis, wavelets, and higher order statistical signal processing. His current research interests are characterized by the application of novel digital signal processing techniques to a wide variety of important transient and nonlinear problems in science and engineering. Dr. Shin was a recipient of the National Science Foundation Early Faculty Career Development Award (CAREER) and a GE KoreanAmerican Educational Commission scholarship.

Philip E. C. Stone (S05M10) received the B.S., M.E., and Ph.D. degrees in electrical engineering from the University of South Carolina, Columbia, in 2005, 2008, and 2010, respectively. He is currently working as a Postdoctoral Fellow with the Department of Electrical Engineering, University of South Carolina, and as an Electrical Engineer for Systems Engineering Design and Analysis. His elds of research include simulation and analysis of the Navys all-electric ship integrated power system, power quality, marine and terrestrial power systems, power electronics, renewable energy, time-frequency analysis, and digital signal processing.

Roger A. Dougal (SM94) received the Ph.D. degree in electrical engineering from Texas Technical University, Lubbock, in 1983. He is currently the Thomas Gregory Professor of Electrical Engineering with the University of South Carolina, Columbia, where he leads the Power and Energy Systems Group. He is the Director of the Electric Ship Research and Development Consortium, which is developing electric power technologies for the next generation of electric ships. He is the Codirector of the National Science Foundation Industry/University Cooperative Research Center for Grid-Connected Advanced Power Electronic Systems, and he leads the development of the Virtual Test Bed, which is a computational environment for simulation-based design and virtual prototyping of dynamic multidisciplinary systems. His research interests include power electronics, hybrid power sources, and simulation methods.