Vous êtes sur la page 1sur 43

Internal Use Only

North/Latin America Europe/Africa Asia/Oceania http://aic.lgservice.com http://eic.lgservice.com http://biz.lgservice.com

LED TV SERVICE MANUAL


CHASSIS : LA32B

MODEL : 32LN520B
CAUTION

32LN520B-UM

BEFORE SERVICING THE CHASSIS, READ THE SAFETY PRECAUTIONS IN THIS MANUAL.

P/NO : MFL67696504 (1307-REV00)

Printed in Korea

CONTENTS

CONTENTS . ............................................................................................. 2 PRODUCT SAFETY ................................................................................. 3 SPECIFICATION........................................................................................ 4 ADJUSTMENT INSTRUCTION................................................................. 9 TROUBLE SHOOTING............................................................................. 16 BLOCK DIAGRAM. .................................................................................. 22 EXPLODED VIEW .................................................................................. 24 SCHEMATIC CIRCUIT DIAGRAM ..............................................................

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

-2-

LGE Internal Use Only

SAFETY PRECAUTIONS
IMPORTANT SAFETY NOTICE
Many electrical and mechanical parts in this chassis have special safety-related characteristics. These parts are identified by in the Schematic Diagram and Exploded View. It is essential that these special safety parts should be replaced with the same components as recommended in this manual to prevent Shock, Fire, or other Hazards. Do not modify the original design without permission of manufacturer.

General Guidance
An isolation Transformer should always be used during the servicing of a receiver whose chassis is not isolated from the AC power line. Use a transformer of adequate power rating as this protects the technician from accidents resulting in personal injury from electrical shocks. It will also protect the receiver and it's components from being damaged by accidental shorts of the circuitry that may be inadvertently introduced during the service operation. If any fuse (or Fusible Resistor) in this TV receiver is blown, replace it with the specified. When replacing a high wattage resistor (Oxide Metal Film Resistor, over 1 W), keep the resistor 10 mm away from PCB. Keep wires away from high voltage or high temperature parts.

Leakage Current Hot Check (See below Figure)


Plug the AC cord directly into the AC outlet. Do not use a line Isolation Transformer during this check. Connect 1.5 K / 10 watt resistor in parallel with a 0.15 uF capacitor between a known good earth ground (Water Pipe, Conduit, etc.) and the exposed metallic parts. Measure the AC voltage across the resistor using AC voltmeter with 1000 ohms/volt or more sensitivity. Reverse plug the AC cord into the AC outlet and repeat AC voltage measurements for each exposed metallic part. Any voltage measured must not exceed 0.75 volt RMS which is corresponds to 0.5 mA. In case any measurement is out of the limits specified, there is possibility of shock hazard and the set must be checked and repaired before it is returned to the customer.

Leakage Current Hot Check circuit

Before returning the receiver to the customer,


always perform an AC leakage current check on the exposed metallic parts of the cabinet, such as antennas, terminals, etc., to be sure the set is safe to operate without damage of electrical shock.

Leakage Current Cold Check(Antenna Cold Check)

With the instrument AC plug removed from AC source, connect an electrical jumper across the two AC plug prongs. Place the AC switch in the on position, connect one lead of ohm-meter to the AC plug prongs tied together and touch other ohm-meter lead in turn to each exposed metallic parts such as antenna terminals, phone jacks, etc. If the exposed metallic part has a return path to the chassis, the measured resistance should be between 1 M and 5.2 M. When the exposed metal has no return path to the chassis the reading must be infinite. An other abnormality exists that must be corrected before the receiver is returned to the customer.

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

-3-

LGE Internal Use Only

SERVICING PRECAUTIONS
CAUTION: Before servicing receivers covered by this service manual and its supplements and addenda, read and follow the SAFETY PRECAUTIONS on page 3 of this publication. NOTE: If unforeseen circumstances create conflict between the following servicing precautions and any of the safety precautions on page 3 of this publication, always follow the safety precautions. Remember: Safety First. General Servicing Precautions 1.  Always unplug the receiver AC power cord from the AC power source before; a.  Removing or reinstalling any component, circuit board module or any other receiver assembly. b.  Disconnecting or reconnecting any receiver electrical plug or other electrical connection. c.  Connecting a test substitute in parallel with an electrolytic capacitor in the receiver. CAUTION: A wrong part substitution or incorrect polarity installation of electrolytic capacitors may result in an explosion hazard. 2.  Test high voltage only by measuring it with an appropriate high voltage meter or other voltage measuring device (DVM, FETVOM, etc) equipped with a suitable high voltage probe. Do not test high voltage by "drawing an arc". 3.  Do not spray chemicals on or near this receiver or any of its assemblies. 4.  Unless specified otherwise in this service manual, clean electrical contacts only by applying the following mixture to the contacts with a pipe cleaner, cotton-tipped stick or comparable non-abrasive applicator; 10 % (by volume) Acetone and 90 % (by volume) isopropyl alcohol (90 % - 99 % strength) CAUTION: This is a flammable mixture. Unless specified otherwise in this service manual, lubrication of contacts in not required. 5.  Do not defeat any plug/socket B+ voltage interlocks with which receivers covered by this service manual might be equipped. 6.  Do not apply AC power to this instrument and/or any of its electrical assemblies unless all solid-state device heat sinks are correctly installed. 7.  Always connect the test receiver ground lead to the receiver chassis ground before connecting the test receiver positive lead. Always remove the test receiver ground lead last. 8.  Use with this receiver only the test fixtures specified in this service manual. CAUTION: Do not connect the test fixture ground strap to any heat sink in this receiver. Electrostatically Sensitive (ES) Devices Some semiconductor (solid-state) devices can be damaged easily by static electricity. Such components commonly are called Electrostatically Sensitive (ES) Devices. Examples of typical ES devices are integrated circuits and some field-effect transistors and semiconductor chip components. The following techniques should be used to help reduce the incidence of component damage caused by static by static electricity. 1.  Immediately before handling any semiconductor component or semiconductor-equipped assembly, drain off any electrostatic charge on your body by touching a known earth ground. Alternatively, obtain and wear a commercially available discharging wrist strap device, which should be removed to prevent potential shock reasons prior to applying power to the unit under test. 2.  After removing an electrical assembly equipped with ES devices, place the assembly on a conductive surface such as aluminum foil, to prevent electrostatic charge buildup or exposure of the assembly. 3.  Use only a grounded-tip soldering iron to solder or unsolder ES devices. 4.  Use only an anti-static type solder removal device. Some solder removal devices not classified as anti-static can generate electrical charges sufficient to damage ES devices. 5.  Do not use freon-propelled chemicals. These can generate electrical charges sufficient to damage ES devices. 6.  Do not remove a replacement ES device from its protective package until immediately before you are ready to install it. (Most replacement ES devices are packaged with leads electrically shorted together by conductive foam, aluminum foil or comparable conductive material). 7.  Immediately before removing the protective material from the leads of a replacement ES device, touch the protective material to the chassis or circuit assembly into which the device will be installed. CAUTION: Be sure no power is applied to the chassis or circuit, and observe all other safety precautions. 8.  Minimize bodily motions when handling unpackaged replacement ES devices. (Otherwise harmless motion such as the brushing together of your clothes fabric or the lifting of your foot from a carpeted floor can generate static electricity sufficient to damage an ES device.) General Soldering Guidelines 1.  Use a grounded-tip, low-wattage soldering iron and appropriate tip size and shape that will maintain tip temperature within the range or 500 F to 600 F. 2.  Use an appropriate gauge of RMA resin-core solder composed of 60 parts tin/40 parts lead. 3. Keep the soldering iron tip clean and well tinned. 4.  Thoroughly clean the surfaces to be soldered. Use a mall wirebristle (0.5 inch, or 1.25 cm) brush with a metal handle. Do not use freon-propelled spray-on cleaners. 5.  Use the following unsoldering technique a.  Allow the soldering iron tip to reach normal temperature. (500 F to 600 F) b. Heat the component lead until the solder melts. c.  Quickly draw the melted solder with an anti-static, suctiontype solder removal device or with solder braid. CAUTION: Work quickly to avoid overheating the circuit board printed foil. 6.  Use the following soldering technique. a.  Allow the soldering iron tip to reach a normal temperature (500 F to 600 F) b.  First, hold the soldering iron tip and solder the strand against the component lead until the solder melts. c.  Quickly move the soldering iron tip to the junction of the component lead and the printed circuit foil, and hold it there only until the solder flows onto and around both the component lead and the foil. CAUTION: Work quickly to avoid overheating the circuit board printed foil. d.  Closely inspect the solder area and remove any excess or splashed solder with a small wire-bristle brush.

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

-4-

LGE Internal Use Only

IC Remove/Replacement Some chassis circuit boards have slotted holes (oblong) through which the IC leads are inserted and then bent flat against the circuit foil. When holes are the slotted type, the following technique should be used to remove and replace the IC. When working with boards using the familiar round hole, use the standard technique as outlined in paragraphs 5 and 6 above. Removal 1.  Desolder and straighten each IC lead in one operation by gently prying up on the lead with the soldering iron tip as the solder melts. 2.  Draw away the melted solder with an anti-static suction-type solder removal device (or with solder braid) before removing the IC. Replacement 1.  Carefully insert the replacement IC in the circuit board. 2.  Carefully bend each IC lead against the circuit foil pad and solder it. 3.  Clean the soldered areas with a small wire-bristle brush. (It is not necessary to reapply acrylic coating to the areas). "Small-Signal" Discrete Transistor Removal/Replacement 1.  Remove the defective transistor by clipping its leads as close as possible to the component body. 2.  Bend into a "U" shape the end of each of three leads remaining on the circuit board. 3.  Bend into a "U" shape the replacement transistor leads. 4.  Connect the replacement transistor leads to the corresponding leads extending from the circuit board and crimp the "U" with long nose pliers to insure metal to metal contact then solder each connection. Power Output, Transistor Device Removal/Replacement 1. Heat and remove all solder from around the transistor leads. 2. Remove the heat sink mounting screw (if so equipped). 3.  Carefully remove the transistor from the heat sink of the circuit board. 4.  Insert new transistor in the circuit board. 5.  Solder each transistor lead, and clip off excess lead. 6.  Replace heat sink. Diode Removal/Replacement 1.  Remove defective diode by clipping its leads as close as possible to diode body. 2.  Bend the two remaining leads perpendicular y to the circuit board. 3.  Observing diode polarity, wrap each lead of the new diode around the corresponding lead on the circuit board. 4.  Securely crimp each connection and solder it. 5.  Inspect (on the circuit board copper side) the solder joints of the two "original" leads. If they are not shiny, reheat them and if necessary, apply additional solder. Fuse and Conventional Resistor Removal/Replacement 1.  Clip each fuse or resistor lead at top of the circuit board hollow stake. 2.  Securely crimp the leads of replacement component around notch at stake top.

3.  Solder the connections. CAUTION: Maintain original spacing between the replaced component and adjacent components and the circuit board to prevent excessive component temperatures. Circuit Board Foil Repair Excessive heat applied to the copper foil of any printed circuit board will weaken the adhesive that bonds the foil to the circuit board causing the foil to separate from or "lift-off" the board. The following guidelines and procedures should be followed whenever this condition is encountered. At IC Connections To repair a defective copper pattern at IC connections use the following procedure to install a jumper wire on the copper pattern side of the circuit board. (Use this technique only on IC connections). 1.  Carefully remove the damaged copper pattern with a sharp knife. (Remove only as much copper as absolutely necessary). 2.  carefully scratch away the solder resist and acrylic coating (if used) from the end of the remaining copper pattern. 3.  Bend a small "U" in one end of a small gauge jumper wire and carefully crimp it around the IC pin. Solder the IC connection. 4.  Route the jumper wire along the path of the out-away copper pattern and let it overlap the previously scraped end of the good copper pattern. Solder the overlapped area and clip off any excess jumper wire. At Other Connections Use the following technique to repair the defective copper pattern at connections other than IC Pins. This technique involves the installation of a jumper wire on the component side of the circuit board. 1.  Remove the defective copper pattern with a sharp knife. Remove at least 1/4 inch of copper, to ensure that a hazardous condition will not exist if the jumper wire opens. 2.  Trace along the copper pattern from both sides of the pattern break and locate the nearest component that is directly connected to the affected copper pattern. 3.  Connect insulated 20-gauge jumper wire from the lead of the nearest component on one side of the pattern break to the lead of the nearest component on the other side. Carefully crimp and solder the connections. CAUTION: Be sure the insulated jumper wire is dressed so the it does not touch components or sharp edges.

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

-5-

LGE Internal Use Only

NOTE : Specifications and others are subject to change without notice for improvement.

SPECIFICATION

1. Application range 2. Test condition

This spec sheet is applied LED TV with LA32Bchassis

3. Test method

1) Performance: LGE TV test method followed 2) Demanded other specification - Safety : UL, CSA, IEC specification - EMC: FCC, ICES, IEC specification

Each part is tested as below without special notice. 1) Temperature : 25 C 5 C(77 9 F) , CST : 40 C5 C 2) Relative Humidity: 65 % 10 % 3) Power Voltage

Market USA

Input voltage 110~240V

Frequency 50/60Hz

Remark Standard Voltage of each product is marked by models

4)  Specification and performance of each parts are followed each drawing and specification by part number in accordance with BOM 5)  The receiver must be operated for about 20 minutes prior to the adjustment

4. General Specification
No 1. 2. Item Receiving System Available Channel Specification 1) ATSC / NTSC-M / 64 QAM / 256 QAM 1) VHF : 02~13 2) UHF : 14~69 3) DTV : 02-69 4) CATV : 01~135 5) CADTV : 01~135 AC 100 ~ 240V 50/60Hz NORTH AMERICA 32/39/42/47/50/55inch Wide (1920 1080) 55LN5400-UA 50LN5400-UA 47LN5400-UA 42LN5400-UA 42LN5300-UB 39LN5300-UB 32LN5300-UB 55LN5200-UA 47LN5200-UA 42LN5200-UA 37LN530B-UA 32LN530B-UA 32LN520B-UM Mark : 110V, 60Hz (N.America) Result Remark

3. 4. 5.

Input Voltage Market Screen Size

32/37inch Wide (1366 768)

6. 7.

Aspect Ratio Tuning System

16:9 FS

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

-6-

LGE Internal Use Only

No 8. Module

Item POLA Direct Direct Direct Direct POLA POLA POLA POLA POLA Direct Direct Direct POLA Direct Direct Direct Direct

Specification LC550DUK-SEE1 LC500DUE-SFR1 LC470DUE-SFR1 LC420DUE-SFR1 LC420DUE-SFR1 TBD HC420DUN-SLFP1 HC390DUN-VCFP1 TBD HC320DXN-VSFP1 LC320DUE-SFR1 LC370DXE-SFR1 LC320DXE-SFR1 HC320DXN-SLFP1 i-D i-D i-D i-D 1) Temp : 0 ~ 40 deg 2) Humidity : ~ 80 % 1) Temp : -20 ~ 60 deg 2) Humidity : ~ 85 %

Result LGD LGD LGD LGD LGD AUO LGD CMI AUO CSOT LGD LGD LGD LGD LGD LGD LGD LGD

Remark 55LN5400-UA 50LN5400-UA 47LN5400-UA 42LN5400-UA 42LN5300-UB 42LN5300-UB 42LN5300-UB 39LN5300-UB 39LN5300-UB 32LN5300-UB 32LN5300-UB 37LN530B-UA 32LN530B-UA 32LN530B-UA 55LN5200-UA 47LN5200-UA 42LN5200-UA 32LN520B-UM

9. 10.

Operating Environment Storage Environment

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

-7-

LGE Internal Use Only

5. Supported video resolutions


No 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. Resolution 720*480 720*480 720*480 720*480 1280*720 1280*720 1920*1080 1920*1080 1920*1080 1920*1080 1920*1080 1920*1080 1920*1080 1920*1080 H-freq(kHz) 15.73 15.73 31.50 31.47 45.00 44.96 33.75 33.72 67.50 67.432 27.00 26.97 33.75 33.71

5.1. Component input(Y, CB/PB, CR/PR)


V-freq.(kHz) 60.00 59.94 60.00 59.94 60.00 59.94 60.00 59.94 60.00 59.94 24.00 23.94 30.00 29.97 Pixel clock 13.5135 13.50 27.027 27.00 74.25 74.176 74.25 74.176 148.50 148.352 74.25 74.176 74.25 74.176 Proposed SDTV ,DVD 480I SDTV ,DVD 480I SDTV 480P SDTV 480P HDTV 720P HDTV 720P HDTV 1080I HDTV 1080I HDTV 1080P HDTV 1080P HDTV 1080P HDTV 1080P HDTV 1080P HDTV 1080P

5.2. HDMI Input (DTV)


No DTV 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 720*480 720*480 1280*720 1280*720 1920*1080 1920*1080 1920*1080 1920*1080 1920*1080 1920*1080 1920*1080 1920*1080 31.47 31.47 45.00 44.96 33.75 33.72 67.50 67.432 27.00 26.97 33.75 33.71 60.00 59.94 60.00 59.94 60.00 59.94 60.00 59.94 24.00 23.976 30.00 29.97 27.027 27.00 74.25 74.176 74.25 74.176 148.50 148.352 74.25 74.176 74.25 74.176 SDTV 480P SDTV 480P HDTV 720P HDTV 720P HDTV 1080I HDTV 1080I HDTV 1080P HDTV 1080P HDTV 1080P HDTV 1080P HDTV 1080P HDTV 1080P Resolution H-freq(kHz) V-freq.(kHz) Pixel clock Proposed

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

-8-

LGE Internal Use Only

ADJUSTMENT INSTRUCTION
1. Application
This spec. sheet applies to LA32B Chassis applied LED TV all models manufactured in TV factory

4. MAIN PCBA Adjustments


* Download (1)  Execute ISP program Mstar ISP Utility and then click Config tab. (2)  Set as below, and then click Auto Detect and check OK message If display Error, Check connect computer, jig, and set. (3)  Click Connect tab. If display Cant , Check connect computer, jig, and set.
(1) (3)

2. Specification

(1)  Because this is not a hot chassis, it is not necessary to use an isolation transformer. However, the use of isolation transformer will help protect test instrument. (2) Adjustment must be done in the correct order. (3)  The adjustment must be performed in the circumstance of 25 5 C of temperature and 6510% of relative humidity if there is no specific designation (4)  The input voltage of the receiver must keep 100~240V, 50/60Hz (5)  At first Worker must turn on the SET by using Power Only key. (6)  The receiver must be operated for about 5 minutes prior to the adjustment when module is in the circumstance of over 15 C  In case of keeping module is in the circumstance of 0C, it should be placed in the circumstance of above 15C for 2 hours  In case of keeping module is in the circumstance of below -20C, it should be placed in the circumstance of above 15C for 3 hours. Caution When still image is displayed for a period of 20 minutes or longer (especially where W/B scale is strong. Digital pattern 13ch and/or Cross hatch pattern 09ch), there can some afterimage in the black level area

(2)

OK

Please Check the Speed : To use speed between from 200KHz to 400KHz

(4)  Click Read tab, and then load download file(XXXX.bin) by clicking Read
(4) filexxx.bin

3. Adjustment items

3.1. Main PCBA Adjustments

(1) ADC adjustment : ADC adjustment is OTP (Auto ADC) (2) EDID download : HDMI  Above adjustment items can be also performed in Final Assembly if needed.  Both Board-level and Final assembly adjustment items can be check using In-Start Menu (1.Adjust Check).

(5) Click Auto tab and set as below. (6) Click Run. (7) After downloading, check OK message.
(5)

3.2. Final assembly adjustment


(1) White Balance adjustment (2) RS-232C functionality check (3) Factory Option setting per destination (4) Shipment mode setting (In-Stop) (5) GND and HI-POT test

(7) .OK

3.3. Appendix

(1) Shipment conditions (2) Tool option menu (3) USB Download (S/W Update, Option and Service only) (4) Preset CH Information

(6)

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

-9-

LGE Internal Use Only

4.1. ADC Adjustment


4.1.1. Overview
 ADC adjustment is needed to find the optimum black level and gain in Analog-to-Digital device and to compensate RGB deviation. ADC adjustment is OTP (Auto ADC)

4.2.5. EDID DATA

4.2.5.1. North America (PCM) 4.2.5.1.1. FHD Model HDMI 1-FHD-8BIT (C/S : E808) EDID Block 0, Bytes 0-127 [00H-7FH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 00 FF FF FF FF FF FF 00 1E 6D 01 00 01 01 01 01 | 01 17 01 03 80 A0 5A 78 0A EE 91 A3 54 4C 99 26 | 0F 50 54 A1 08 00 31 40 45 40 61 40 71 40 81 80 | 01 01 01 01 01 01 02 3A 80 18 71 38 2D 40 58 2C | 45 00 40 84 63 00 00 1E 66 21 50 B0 51 00 1B 30 | 40 70 36 00 40 84 63 00 00 1E 00 00 00 FD 00 3A | 3E 1E 53 10 00 0A 20 20 20 20 20 20 00 00 00 FC | 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20 01 E8

4.2. EDID Download


4.2.1. Overview
 I t is a VESA regulation. A PC or a MNT will display an optimal resolution through information sharing without any necessity of user input. It is a realization of Plug and Play. (1)  Since EDID data is embedded, EDID download JIG, HDMI cable is not need. (2) Adjust by using remote controller  PC(for communication through RS-232C), UART baud rate: 115200 bps Command : aa 00 00 (Start Factory mode) Command : ae 00 10 (Download All EDID) Command : aa 00 90 (End of Factory mode) (1) Press Adj. key on the Adj. R/C. (2) Select EDID D/L menu. (3) By pressing Enter key, EDID download will begin (4)  If Download is successful, OK is display, but If Download is failure, NG is displayed. (5) If Download is failure, Re-try downloads. Caution :  W hen EDID Download, must remove HDMI Cable. (6) EDID Write confirmation

4.2.2. Equipment

0 10 20 30 40 50 60 70

4.2.3. Download method (using DFT)

EDID Block 1, Bytes 128-255 [80H-FFH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 02 03 19 F1 48 90 22 20 05 04 03 02 01 23 09 57 | 07 67 03 0C 00 10 00 80 1E 02 3A 80 18 71 38 2D | 40 58 2C 04 05 40 84 63 00 00 1E 01 1D 80 18 71 | 1C 16 20 58 2C 25 00 40 84 63 00 00 9E 01 1D 00 | 72 51 D0 1E 20 6E 28 55 00 40 84 63 00 00 1E 8C | 0A D0 8A 20 E0 2D 10 10 3E 96 00 40 84 63 00 00 | 18 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 | 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08

4.2.4. Download method (using Service Remocon)

0 10 20 30 40 50 60 70

HDMI 2-FHD-8BIT (C/S : E8F8) EDID Block 0, Bytes 0-127 [00H-7FH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 00 FF FF FF FF FF FF 00 1E 6D 01 00 01 01 01 01 | 01 17 01 03 80 A0 5A 78 0A EE 91 A3 54 4C 99 26 | 0F 50 54 A1 08 00 31 40 45 40 61 40 71 40 81 80 | 01 01 01 01 01 01 02 3A 80 18 71 38 2D 40 58 2C | 45 00 40 84 63 00 00 1E 66 21 50 B0 51 00 1B 30 | 40 70 36 00 40 84 63 00 00 1E 00 00 00 FD 00 3A | 3E 1E 53 10 00 0A 20 20 20 20 20 20 00 00 00 FC | 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20 01 E8

EDID D/L (PCM) HDMI1 : OK HDMI2 : OK

0 10 20 30 40 50 60 70

EDID Block 1, Bytes 128-255 [80H-FFH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 02 03 19 F1 48 90 22 20 05 04 03 02 01 23 09 57 | 07 67 03 0C 00 20 00 80 1E 02 3A 80 18 71 38 2D | 40 58 2C 04 05 40 84 63 00 00 1E 01 1D 80 18 71 | 1C 16 20 58 2C 25 00 40 84 63 00 00 9E 01 1D 00 | 72 51 D0 1E 20 6E 28 55 00 40 84 63 00 00 1E 8C | 0A D0 8A 20 E0 2D 10 10 3E 96 00 40 84 63 00 00 | 18 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 | 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 F8

0 10 20 30 40 50 60 70

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 10 -

LGE Internal Use Only

4.2.5.1.2. HD Model HDMI 1-HD (C/S : 7008) EDID Block 0, Bytes 0-127 [00H-7FH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 00 FF FF FF FF FF FF 00 1E 6D 01 00 01 01 01 01 | 01 17 01 03 80 A0 5A 78 0A EE 91 A3 54 4C 99 26 | 0F 50 54 A1 08 00 31 40 45 40 61 40 71 40 01 01 | 01 01 01 01 01 01 66 21 50 B0 51 00 1B 30 40 70 | 36 00 40 84 63 00 00 1E 64 19 00 40 41 00 26 30 | 18 88 36 00 40 84 63 00 00 1E 00 00 00 FD 00 3A | 3E 1E 53 10 00 0A 20 20 20 20 20 20 00 00 00 FC | 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20 01 70

4.2.5.2. AC3 EDID Data 4.2.5.2.1. FHD Model HDMI 1-FHD-8BIT (C/S : E896) EDID Block 0, Bytes 0-127 [00H-7FH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 00 FF FF FF FF FF FF 00 1E 6D 01 00 01 01 01 01 | 01 17 01 03 80 A0 5A 78 0A EE 91 A3 54 4C 99 26 | 0F 50 54 A1 08 00 31 40 45 40 61 40 71 40 81 80 | 01 01 01 01 01 01 02 3A 80 18 71 38 2D 40 58 2C | 45 00 40 84 63 00 00 1E 66 21 50 B0 51 00 1B 30 | 40 70 36 00 40 84 63 00 00 1E 00 00 00 FD 00 3A | 3E 1E 53 10 00 0A 20 20 20 20 20 20 00 00 00 FC | 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20 01 E8

0 10 20 30 40 50 60 70

EDID Block 1, Bytes 128-255 [80H-FFH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 02 03 19 F1 48 10 22 20 05 84 03 02 01 23 09 57 | 07 67 03 0C 00 10 00 80 1E 02 3A 80 18 71 38 2D | 40 58 2C 04 05 40 84 63 00 00 1E 01 1D 80 18 71 | 1C 16 20 58 2C 25 00 40 84 63 00 00 9E 01 1D 00 | 72 51 D0 1E 20 6E 28 55 00 40 84 63 00 00 1E 8C | 0A D0 8A 20 E0 2D 10 10 3E 96 00 40 84 63 00 00 | 18 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 | 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08

0 10 20 30 40 50 60 70

EDID Block 1, Bytes 128-255 [80H-FFH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 02 03 1C F1 48 90 22 20 05 04 03 02 01 26 15 07 | 50 09 57 07 67 03 0C 00 10 00 80 1E 02 3A 80 18 | 71 38 2D 40 58 2C 04 05 40 84 63 00 00 1E 01 1D | 80 18 71 1C 16 20 58 2C 25 00 40 84 63 00 00 9E | 01 1D 00 72 51 D0 1E 20 6E 28 55 00 40 84 63 00 | 00 1E 8C 0A D0 8A 20 E0 2D 10 10 3E 96 00 40 84 | 63 00 00 18 00 00 00 00 00 00 00 00 00 00 00 00 | 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 96

0 10 20 30 40 50 60 70

HDMI 2-HD (C/S : 70F8) EDID Block 0, Bytes 0-127 [00H-7FH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 00 FF FF FF FF FF FF 00 1E 6D 01 00 01 01 01 01 | 01 17 01 03 80 A0 5A 78 0A EE 91 A3 54 4C 99 26 | 0F 50 54 A1 08 00 31 40 45 40 61 40 71 40 01 01 | 01 01 01 01 01 01 66 21 50 B0 51 00 1B 30 40 70 | 36 00 40 84 63 00 00 1E 64 19 00 40 41 00 26 30 | 18 88 36 00 40 84 63 00 00 1E 00 00 00 FD 00 3A | 3E 1E 53 10 00 0A 20 20 20 20 20 20 00 00 00 FC | 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20 01 70

0 10 20 30 40 50 60 70

HDMI 2-FHD-8BIT (C/S : E886) EDID Block 0, Bytes 0-127 [00H-7FH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 00 FF FF FF FF FF FF 00 1E 6D 01 00 01 01 01 01 | 01 17 01 03 80 A0 5A 78 0A EE 91 A3 54 4C 99 26 | 0F 50 54 A1 08 00 31 40 45 40 61 40 71 40 81 80 | 01 01 01 01 01 01 02 3A 80 18 71 38 2D 40 58 2C | 45 00 40 84 63 00 00 1E 66 21 50 B0 51 00 1B 30 | 40 70 36 00 40 84 63 00 00 1E 00 00 00 FD 00 3A | 3E 1E 53 10 00 0A 20 20 20 20 20 20 00 00 00 FC | 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20 01 E8

0 10 20 30 40 50 60 70

EDID Block 1, Bytes 128-255 [80H-FFH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 02 03 19 F1 48 10 22 20 05 84 03 02 01 23 09 57 | 07 67 03 0C 00 20 00 80 1E 02 3A 80 18 71 38 2D | 40 58 2C 04 05 40 84 63 00 00 1E 01 1D 80 18 71 | 1C 16 20 58 2C 25 00 40 84 63 00 00 9E 01 1D 00 | 72 51 D0 1E 20 6E 28 55 00 40 84 63 00 00 1E 8C | 0A D0 8A 20 E0 2D 10 10 3E 96 00 40 84 63 00 00 | 18 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 | 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 F8

0 10 20 30 40 50 60 70

EDID Block 1, Bytes 128-255 [80H-FFH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 02 03 1C F1 48 90 22 20 05 04 03 02 01 26 15 07 | 50 09 57 07 67 03 0C 00 20 00 80 1E 02 3A 80 18 | 71 38 2D 40 58 2C 04 05 40 84 63 00 00 1E 01 1D | 80 18 71 1C 16 20 58 2C 25 00 40 84 63 00 00 9E | 01 1D 00 72 51 D0 1E 20 6E 28 55 00 40 84 63 00 | 00 1E 8C 0A D0 8A 20 E0 2D 10 10 3E 96 00 40 84 | 63 00 00 18 00 00 00 00 00 00 00 00 00 00 00 00 | 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 86

0 10 20 30 40 50 60 70

0 10 20 30 40 50 60 70

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 11 -

LGE Internal Use Only

4.2.5.2.2. HD Model HDMI 1-HD (C/S : 7096) EDID Block 0, Bytes 0-127 [00H-7FH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 00 FF FF FF FF FF FF 00 1E 6D 01 00 01 01 01 01 | 01 17 01 03 80 A0 5A 78 0A EE 91 A3 54 4C 99 26 | 0F 50 54 A1 08 00 31 40 45 40 61 40 71 40 01 01 | 01 01 01 01 01 01 66 21 50 B0 51 00 1B 30 40 70 | 36 00 40 84 63 00 00 1E 64 19 00 40 41 00 26 30 | 18 88 36 00 40 84 63 00 00 1E 00 00 00 FD 00 3A | 3E 1E 53 10 00 0A 20 20 20 20 20 20 00 00 00 FC | 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20 01 70

5. Final Assembly Adjustment


5.1. White Balance Adjustment
5.1.1. Overview
5.1.1.1. W/B adj. Objective & How-it-works (1) Objective: To reduce each Panels W/B deviation (2)  How-it-works: When R/G/B gain in the OSD is at 192, it means the panel is at its Full Dynamic Range. In order to prevent saturation of Full Dynamic range and data, one of R/G/B is fixed at 192, and the other two is lowered to find the desired value. (3) Adj. condition: normal temperature - Surrounding Temperature: 255 C - Warm-up time: About 5 Min - Surrounding Humidity: 20% ~ 80% - Before White balance adjustment, Keep power on status, dont power off 5.1.1.2. Adj. condition and cautionary items (1)  Lighting condition in surrounding area surrounding lighting should be lower 10 lux. Try to isolate adj. area into dark surrounding. (2)  Probe location: Color Analyzer (CA-210) probe should be within 10cm and perpendicular of the module surface (80~ 100) (3) Aging time - A fter Aging Start, Keep the Power ON status during 5 Minutes. - In case of LCD, Back-light on should be checked using no signal or Full-white pattern.

0 10 20 30 40 50 60 70

EDID Block 1, Bytes 128-255 [80H-FFH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 02 03 1C F1 48 10 22 20 05 84 03 02 01 26 15 07 | 50 09 57 07 67 03 0C 00 10 00 80 1E 02 3A 80 18 | 71 38 2D 40 58 2C 04 05 40 84 63 00 00 1E 01 1D | 80 18 71 1C 16 20 58 2C 25 00 40 84 63 00 00 9E | 01 1D 00 72 51 D0 1E 20 6E 28 55 00 40 84 63 00 | 00 1E 8C 0A D0 8A 20 E0 2D 10 10 3E 96 00 40 84 | 63 00 00 18 00 00 00 00 00 00 00 00 00 00 00 00 | 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 96

0 10 20 30 40 50 60 70

HDMI 2-HD (C/S : 7086) EDID Block 0, Bytes 0-127 [00H-7FH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 00 FF FF FF FF FF FF 00 1E 6D 01 00 01 01 01 01 | 01 17 01 03 80 A0 5A 78 0A EE 91 A3 54 4C 99 26 | 0F 50 54 A1 08 00 31 40 45 40 61 40 71 40 01 01 | 01 01 01 01 01 01 66 21 50 B0 51 00 1B 30 40 70 | 36 00 40 84 63 00 00 1E 64 19 00 40 41 00 26 30 | 18 88 36 00 40 84 63 00 00 1E 00 00 00 FD 00 3A | 3E 1E 53 10 00 0A 20 20 20 20 20 20 00 00 00 FC | 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20 01 70

5.1.2. Equipment

0 10 20 30 40 50 60 70

(1)  Color Analyzer: CA-210 (NCG: CH 9 / WCG: CH12 / LED: CH14) (2)  A dj. Computer(During auto adj., RS-232C protocol is needed) (3) Adjust Remocon (4)  V ideo Signal Generator MSPG-925F 720p/204-Gray (Model:217, Pattern:49) Only when internal pattern is not available  C olor Analyzer Matrix should be calibrated using CS-1000

EDID Block 1, Bytes 128-255 [80H-FFH] 0 1 2 3 4 5 6 7 8 9 A B C D E F ----------------------------------------------------------------------------| 02 03 1C F1 48 10 22 20 05 84 03 02 01 26 15 07 | 50 09 57 07 67 03 0C 00 20 00 80 1E 02 3A 80 18 | 71 38 2D 40 58 2C 04 05 40 84 63 00 00 1E 01 1D | 80 18 71 1C 16 20 58 2C 25 00 40 84 63 00 00 9E | 01 1D 00 72 51 D0 1E 20 6E 28 55 00 40 84 63 00 | 00 1E 8C 0A D0 8A 20 E0 2D 10 10 3E 96 00 40 84 | 63 00 00 18 00 00 00 00 00 00 00 00 00 00 00 00 | 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 86

0 10 20 30 40 50 60 70

4.3. Tool Option Input

- Input Model Tool Option according to BOM

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 12 -

LGE Internal Use Only

5.1.3. Equipment connection


Color Analyzer Probe RS-232C Computer RS-232C Signal Source If TV internal pattern is used, not needed RS-232C Pattern Generator

5.1.5. Adjustment method

5.1.5.1. Auto WB calibration (1)  Set TV in ADJ mode using P-ONLY key (or POWER ON key) (2) Place optical probe on the center of the display -I t need to check probe condition of zero calibration before adjustment. (3) Connect RS-232C Cable (4) Select mode in ADJ Program and begin a adjustment. (5)  When WB adjustment is completed with OK message, check adjustment status of pre-set mode (Cool, Medium, Warm) (6) Remove probe and RS-232C cable.  W/B Adj. must begin as start command wb 00 00 , and finish as end command wb 00 ff, and Adj. offset if need. 5.1.5.2. Manual adj. method (1) Set TV in Adj. mode using POWER ON (2)  Zero Calibrate the probe of Color Analyzer, then place it on the center of LCD module within 10cm of the surface.. (3)  Press ADJ key -> EZ adjust using adj. R/C -> 6. WhiteBalance then press the cursor to the right (KEY). (  When KEY() is pressed 204 Gray(80IRE) internal pattern will be displayed) (4)  One of R Gain / G Gain / B Gain should be fixed at 192, and the rest will be lowered to meet the desired value. (5)  Adj. is performed in COOL, MEDIUM, WARM 3 modes of color temperature.

5.1.4. Adjustment Command (Protocol)


(1) RS-232C Command used during auto-adj
DATA 00 00 ID 00 ff RS-232C COMMAND CMD Wb Wb Explanation Begin White Balance adj. End White Balance adj. (internal pattern disappears )

(2) Adjustment Map


Adj. item Cool R Gain G Gain B Gain R Cut G Cut B Cut Medium R Gain G Gain B Gain R Cut G Cut B Cut Warm R Gain G Gain B Gain R Cut G Cut B Cut j j j d e f 00 00 00 C0 C0 C0 j j j a b c 00 00 00 C0 C0 C0 Command (lower case ASCII) CMD1 j j j CMD2 g h i 00 00 00 Data Range (Hex.) MIN C0 C0 C0 172 172 192 128 128 128 192 192 192 128 128 128 192 192 172 128 128 128 Default (Decimal) MAX

CASE First adjust the coordinate far away from the target value(x, y). (1) x, y > target i) Decrease the R, G. (2) x, y < target i) First decrease the B gain, ii) Decrease the one of the others. (3) x >target , y < target i) First decrease B, so make y a little more than the target. ii) Adjust x value by decreasing the R (4) x < target , y > target i) First decrease B, so make x a little more than the target. ii) Adjust x value by decreasing the G How to adjust (1) Fix G gain at least 172 Adjust R, B Gain (In Case of Mostly Blue Gain Saturation) (2)  When R or B Gain > 255, Release Fixed G Gain and Readjust CASE Medium / Warm First adjust the coordinate far away from the target value(x, y). (1) x, y > target i) Decrease the R, G. (2) x, y < target i) First decrease the B gain, ii) Decrease the one of the others. (3) x > target , y < target i) First decrease B, so make y a little more than the target. ii) Adjust x value by decreasing the R (4) x < target , y > target i) First decrease B, so make x a little more than the target. ii) Adjust x value by decreasing the G

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 13 -

LGE Internal Use Only

5.1.6. Reference (  White Balance Adj. coordinate and color temperature)


Luminance: 204 Gray, 80IRE Normal line model: (normal line)LN5xxx, LA6xxx, LA7xxx, LA8xxx
Cool H/R Time(Min) 1 2 3 4 5 6 7 8 9 0-2 3-5 6-9 10-19 20-35 36-49 50-79 80-119 Over 120 x 269 281 280 279 277 275 273 271 270 269 y 273 290 288 287 284 280 277 275 274 273 Medium x 285 297 296 295 293 291 289 287 286 285 x 293 310 308 307 304 300 297 295 294 293 y 313 322 321 320 318 316 314 312 311 310

5.2. Option selection per country


5.2.1. Overview
(1)  Tool option selection is only done for models in Non-USA North America due to rating (2)  Applied model: LA32B Chassis applied to CANADA and MEXICO

Warm x 329 342 340 339 336 332 329 327 326 325

5.2.2. Country Group selection

(1)  Press ADJ key on the Adj. R/C, and then select Country Group Menu (2)  Depending on destination, select US, then on the lower Country option, select US, CA, MX. Selection is done using +, - KEY (3) Using DFT(Auto)  PC (for communication through RS-232C) -> UART Baud rate : 115200 bps Command : ah 00 00 DATA(Area Number(hexadecimal)) ITEM DATA(Area Number) 0 1 2 USA CANADA MEXICO AREA

AREA OPTION1

Aging chamber line (Aging chamber) Model : LN5xxx, LA6xxx, LA7xxx, LA8xxx  S tandard color coordinate and temperature using CA-210(CH-14) by aging time
Cool H/R Time(Min) 1 2 3 4 5 6 7 8 9 0-5 6-10 11-20 21-30 31-40 41-50 51-80 81-119 Over 120 x 269 280 276 273 270 267 266 265 264 263 y 273 288 283 278 275 272 270 269 267 266 Medium x 285 296 292 289 286 283 282 281 280 279 x 293 308 303 298 295 292 290 289 287 286 y 313 321 317 314 311 308 307 306 305 304 Warm x 329 340 335 330 327 324 322 321 319 318

5.2.3. Tool Option inspection


Model 32LN5300-UB 47LN5400-UA 55LN5400-UA 50LN5400-UA 42LN5400-UA 42LN5300-UB 42LN5300-UB 42LN5300-UB 39LN5300-UB 39LN5300-UB 32LN5300-UB 32LN530B-UB 32LN530B-UB Module LGD LGD LGD(POLA) LGD LGD LGD AUO LGD(POLA) CMI(POLA) AUO(POLA) CSOT(POLA) LGD LGD(POLA) Tool option1 545 1569 2065 1825 1313 1313 9505 1297 5137 9233 4625 545 545

Press Adj. key on the Adj. R/C, then select Tool option
Tool option2 41478 33286 33286 33286 33286 41478 41478 41478 41478 41478 41478 45574 45574 Tool option3 37004 37004 37004 37004 37004 37004 37004 37004 37004 37004 37004 37004 37004 Tool option4 12031 46847 40703 48895 36607 03839 03839 03839 03839 03839 03839 03839 03839

Tool option can be reconstructed by Software

5.3. Ship-out mode check (In-stop)

- After final inspection, press In-Stop key of the Adj. R/C and check that the unit goes to Stand-by mode

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 14 -

LGE Internal Use Only

6. GND and HI-POT Test

6.1. GND & HI-POT auto-check preparation 6.2. GND & HI-POT auto-check

* USB S/W Download (option, Service only)

(1)  Check the POWER CABLE and SIGNAL CABE insertion condition

(1)  Pallet moves in the station. (POWER CORD / AV CORD is tightly inserted) (2) Connect the AV JACK Tester. (3) Controller (GWS103-4) on. (4) GND Test (Auto) - If Test is failed, Buzzer operates. -I f Test is passed, execute next process (Hi-pot test). (Remove A/V CORD from A/V JACK BOX) (5) HI-POT test (Auto) - If Test is failed, Buzzer operates. -I f Test is passed, GOOD Lamp on and move to next process automatically

(1) Put the USB Stick to the USB socket. (2) Automatically detecting update file in USB Stick. - If your downloaded program version in USB Stick is Low, it didn't work. But your downloaded version is High, USB data is automatically detecting (3) Show the message "Copying files from memory"

(4) Updating is staring.

6.3. Checkpoint

(1) Test voltage - GND: 1.5KV/min at 100mA - SIGNAL: 3KV/min at 100mA (2) TEST time: 1 second (3) TEST POINT - GND Test =  P OWER CORD GND and SIGNAL CABLE GND. - Hi-pot Test = POWER CORD GND and LIVE & NEUTRAL. (4) LEAKAGE CURRENT: At 0.5mArms

7. AUDIO output check


7.1. Audio input condition 7.2. Specification
No 1 Item Audio practical max Output, L/R (Distortion=10% max Output) Min 9.0 8.5 Typ 10.9 9.3 Max 12.0 9.8 Unit W Vrms Remark (1) Measurement condition - EQ/AVL/Clear Voice: Off (2) Speaker (8 Impedance)

(1) RF input: Mono, 1KHz sine wave signal, 100% Modulation (2) CVBS, Component: 1KHz sine wave signal (0.4Vrms)

(5)  After updating is complete, The TV will restart automatically. (6)  If TV turns on, check your updated version and Tool option. (refer to the next page about tool option) * If downloading version is higher than your TV have, TV can lost all channel data. In this case, you have to channel recover. If all channel data is cleared, you didn't have a DTV/ATV test on production line. After downloading, TOOL OPTION setting is needed again. (1) Push "IN-START" key in service remote controller. (2) Select "Tool Option 1" and Push OK button. (3) Punch in the number. (Each model has their number.)

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 15 -

LGE Internal Use Only

TROUBLE SHOOTING
1. Power-up boot check
Check stand-by Voltage. P401 3, 5pin : +3.5V_ST ok Check stand-by Voltage L404, L408 : +3.5V ok Check X201 clock 24 MHz ok Check P401 PWR_ON. 1pin : 3.3V ok Check Multi Voltage P401 9, 10pin : 24V / 13, 14, 15pin:12V ok Check IC402/3/7 Output Voltage IC402 : 2.5V IC403 : 1.15V IC407 : 1.5V Q403 : 3.3V ok Check LVDS Power Voltage Q409 : 12V ok Check Mstar LVDS Output ok Check DRV ON Control P403 2 pin : High ok Change Module No Check Power Board No Replace Mstar(IC101) or Main Board No Replace Q409 No Re-download software. No Replace X201 No No Replace L404, L408 No Check 18pin Power connector ok Main B/D 3.5V Line Short Check ok Replace Power board.

Replace Mstar(IC101) or Main board

No

Replace Power Board

No

Replace IC402, IC403, IC407, Q403

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 16 -

LGE Internal Use Only

2. Digital/Analog TV Video
Check RF Cable & Signal ok Check Tuner 3.3V Power L3703 ok Check Tuner 1.8V Power IC3703 2 pin : 1.8V ok Check IF_P/N Signal TU3700 10/11 Pin ok Check Mstar LVDS Output No Replace Mstar(IC101) or Main Board. No Bad Tuner. Replace Tuner. No Replace IC3703 No Replace L3703

3. AV Video
Check input signal format. Is it supported? ok Check AV Cable for damage for damage or open conductor ok Check JK1702, CVBS Signal Line R1722 ok Check CVBS_DET Signal ok Check Mstar LVDS Output No No Replace R1713 No Replace Jack

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 17 -

LGE Internal Use Only

4. Component Video
Check input signal format. Is it supported? ok Check Component Cable for damage or open conductor. ok Check JK1702 Y/PB/PR signal Line ok Check COMP_DET Signal ok Check Mstar LVDS Output No Replace Mstar(IC101) or Main Board. No Replace R1712 or R1713 No Replace Jack

5. HDMI Video
Check input signal format. Is it supported? ok Check HDMI Cable conductors for damage or open conductor. ok Check EDID R832, R833, R834, R835 I2C Signal ok Check JK801, JK803 ok Check HDMI_DET (HPD) ok Check HDMI Signal ok Check Mstar LVDS Output No Replace Mstar(IC101) or Main Board. No Check other set If no problem, check signal line No Replace Main Board No Replace R803, R801, R826, R807, R817, Q801, R819, R818, R830 No Replace Jack No Replace the defective IC or re-download EDID data

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 18 -

LGE Internal Use Only

6. MHL Video
Check input signal format. Is it supported? ok Check MHL Cable conductors for damage or open conductor. ok Check MHL Signal (R214, R215) ok Check JK803 ok Check CD_Sense, Cbus, Vbus ok Check MHL Signal ok Check Mstar LVDS Output No Replace Mstar(IC101) or Main Board. No Check other set If no problem, check signal line No Replace Main Board No Replace R810, R802, R831, R830, IC802, D800 No Replace Jack No Replace the defective IC or re-download EDID data

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 19 -

LGE Internal Use Only

7. All Source Audio


Check the TV Speaker Menu (Menu -> Audio -> TV Speaker) On Check AMP IC(IC3401) Power 24V, 3.3V ok Check Mstar AUDIO_MASTER_CLK R148 ok Check AMP I2C Line R3406, R3407 ok Check Mstar I2S Output IC3401 37,38,39 Pin ok Check Output Signal P3401 1, 2, 3, 4 pin. ok Check Connector & P3401 ok Check speaker resistance and connector damage. No Replace speaker. No Replace connector if found to be damaged. No Replace Audio AMP IC(IC3401) No Check signal line. Or replace Mstar(IC101) No Check signal line. Or replace Mstar(IC101) No Replace Mstar(IC101) or Main Board. No Replace Amp IC(IC501) Off Toggle the Menu

8. Digital/Analog TV Audio
Check RF Cable & Signal ok Check Tuner 3.3V Power L3703 ok Check Tuner 1.8V Power IC3703 2 pin : 1.8V ok Check IF_P/N Signal TU3700 10/11 Pin ok Follow procedure 7. All source audio trouble shooting guide. No Bad Tuner. Replace Tuner. No Replace IC3703 No Replace L3703

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 20 -

LGE Internal Use Only

9. AV Audio
Check AV Cable for damage for damage or open conductor ok Check JK1702 Signal Line R1714,R1715 ok Follow procedure 7. All source audio trouble shooting guide. No Replace Jack

10. Component Audio


Check Component Cable for damage or open conductor. ok Check JK1702 Signal Line R1714,R1715 ok Follow procedure 7. All source audio trouble shooting guide. No Replace Jack

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 21 -

LGE Internal Use Only

24MHz

X-tal

D_IF A_IF I2C

Half NIM (SI2158_ATSC_1INPUT) LVDS (FHD/HD 60z)

FPC(51P/FHD)

Rear
TMDS SPI SERIAL FLASH MXIC 8MB(64Mb)

FPC(30P/HD)

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

HDMI
MX25L6406EMI

BLOCK DIAGRAM

- 22 Y/Pb/Pr, L/R CVBS, L/R

Component AV

M1
I2C

DDR3 128MB(1Gb) Hynic H5TQ1G63DFR (CLK 800MHz)

DDR3 Add. DDR3 Data CLK 667MHz

SPDIF

SPDIF

AT24C512C-SSHD-T 512k bit

Internal Micom (PM)


RS232C I2S

KEY1 LED_R CONTROL IR & LED

MAX3232
DP/D M TMDS

RS-232C USB2.0 HDMI MHL

IR

SPK L/R
L/R

AMP STA380BWE

LGE Internal Use Only

Side

EEPROM

Tuner
1.8k

0xA0

Amp

0x20

0xC0

22

2.2k

3.3V

3.3V

1k

22

3.3V

I2C_SCL I2C_SDA

CH 5

TU _SCL TU _SDA

CH 2

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 23 -

M1

CH 6

TU _SCL TU _SDA

33

18p
LGE Internal Use Only

EXPLODED VIEW
IMPORTANT SAFETY NOTICE
Many electrical and mechanical parts in this chassis have special safety-related characteristics. These parts are identified by in the Schematic Diagram and EXPLODED VIEW. It is essential that these special safety parts should be replaced with the same components as recommended in this manual to prevent X-RADIATION, Shock, Fire, or other Hazards. Do not modify the original design without permission of manufacturer.

910

400

540

LV1

521

120

590

591

900 A2 A31
Stand Base + Stand Body

200

Copyright LG Electronics. Inc. All rights reserved. Only for training and service purposes

- 24 -

A9

LGE Internal Use Only

Set + Stand

A10

TP for NON-EU models(except EU and China)


TP for CI slot
/PCM_REG PCM_D[0] PCM_A[8] CI_TS_CLK /PCM_OE PCM_D[1] PCM_A[9] CI_TS_VAL

TP for SCART
SCART1_MUTE SC1_ID

TP for Headphone
HP_LOUT HP_ROUT

/PCM_WE

PCM_D[2]

PCM_A[10]

CI_TS_SYNC

SC1_FB

SIDE_HP_MUTE

/PCM_IORD

PCM_D[3]

PCM_A[11]

CI_TS_DATA[0]

SC1_SOG_IN

HP_DET

/PCM_IOWR

PCM_D[4]

PCM_A[12]

CI_TS_DATA[1]

DTV/MNT_VOUT

/PCM_CE

PCM_D[5]

PCM_A[13]

CI_TS_DATA[2]

SCART1_Lout

/PCM_IRQA

PCM_D[6]

PCM_A[14]

CI_TS_DATA[3]

SCART1_Rout

/PCM_CD

PCM_D[7]

CI_TS_DATA[4]

SC1_CVBS_IN

/PCM_WAIT

CI_TS_DATA[5]

SC1_R+/COMP1_Pr+

PCM_RST

CI_TS_DATA[6]

SC1_G+/COMP1_Y+

PCM_5V_CTL

CI_TS_DATA[7]

SC1_B+/COMP1_Pb+

CI_DET

SC1/COMP1_DET

SC1/COMP1_L_IN

SC1/COMP1_R_IN

TP for S2
S2_RESET FE_TS_DATA[1]

TP for FE_TS_DATA

FE_TS_DATA[2]

FE_TS_DATA[3]

FE_TS_DATA[4]

FE_TS_DATA[5]

FE_TS_DATA[6]

FE_TS_DATA[7]

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM TP_NON_EN

2012.07.02 3

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

L13 POWER BLOCK (POWER DETECT 2) FROM LIPS & POWER B/D PANEL_POWER
+12V L412 120 CIS21J121 Q409 AO3407A S D PD_+12V R448 2.7K 1% PD_+3.5V R450 0 5%

Power_DET
+12V +3.5V_ST R488 100K

+3.5V_ST --> 3.375V --> 3.46V +24V --> 3.78V --> 3.92V (3.79V) +12V --> 3.58V --> 3.82V (3.68V)
R402-*1 100 +3.5V_SOC_RESET +3.5V_ST

+3.5V_ST

MMBT3906(NXP) Q402 +3.3V_Normal 3 2 OPT R411 33K R419 1K R415 100 R426 10K PANEL_CTL C R421 10K 001:AL22 INV_CTL +3.5V_ST

+3.5V_ST 1 R416 10K R461 10K OPT R406 4.7K

C438 0.1uF 25V OPT

R439 33K

C443 10uF 16V

R463 10K PWR_DET_ON_SEMI IC408 NCP803SN293 VCC 3 1 GND POWER_DET_RESET PD_+24V R404 100K 2 RESET

RESET_IC_SOC_RESET

PANEL_VCC G

RESET_IC_SOC_RESET R402 300

POWER_DET

R440 5.6K C B Q407 MMBT3904(NXP) E R489 10K PD_+24V R482 8.2K 1% PD_+24V R403 1.5K 1% R405 5.6K R407 5.6K +24V C411 0.1uF 16V

R430 10K

PD_+12V R447 1.2K 1%

C474 0.1uF IC408-*1 APX803D29 RESET VCC

RL_ON

R401 10K R462 10K

C B Q401 MMBT3904(NXP) E E

2 1

Q405 MMBT3904(NXP)

PD_+24V_PWR_DET_ON_SEMI IC409 NCP803SN293 VCC 3 1 GND 2 RESET

GND PD_+24V R480 100 PWR_DET_ON_DIODES IC409-*1 APX803D29 RESET VCC

D401

5V OPT

P401 SMAW200-H18S1

R412

3.9K

CIC21J501NE L408 +3.5V_ST C406 +24V C418 +12V C404 0.1uF 16V 0.1uF 50V 0.1uF 16V

PWR ON L404 CIC21J501NE L407 MLB-201209-0120P-N2 L402 MLB-201209-0120P-N2 3.5V 3.5V GND 24V GND 12V 12V GND

1 3 5 7 9 11 13 15 17

2 4 6 8 10 12 14 16 18

DRV ON PDIM#1 PDIM#2 GND 24V GND 12V N.C GND

PWM_DIM_PULL_DOWN *For 55LN54 Power ON Noise PWM_DIM R408 100 PWM1 PWM2_2CH_POWER

+1.5V_DDR
+3.5V_ST

PD_+24V C412 0.1uF 16V

2 1 GND

PD_+24V_PWR_DET_DIODES

IC407 AP7173-SPG-13 HF(DIODES)


[EP]

+1.5V_DDR

L420 BLM18PG121SN1D IN 1 THERMAL 8

OUT

19 . PG 2

FB

R1 R457
4.3K 1/16W 1%

+3.3V_Normal
C472 22uF 10V C476 0.1uF 16V D403 5V OPT +3.5V_ST FET_2.5V_AOS AO3435 Q403 S D +3.3V_Normal L403 BLM18PG121SN1D

VCC +3.3V_Normal R433 10K EN

1.5A6
5

SS

R2
GND C467 560pF 50V R456 4.7K 1/16W 1%

C461 10uF 10V R434 10K R438 22K

C423 2.2uF 10V

C425 0.1uF 16V

C437 22uF 10V

D405 5V

R445

Vout=0.8*(1+R1/R2)=1.5319
POWER_ON/OFF_1 R443 10K B

2.2K FET_2.5V_DIODE DMP2130L Q403-*1 Q400 MMBT3904(NXP) E S D G +1.10V_VDDC

+2.5V_Normal
IC402 +3.3V_Normal TJ1118S-2.5 IN OUT +2.5V_Normal 3 1 2

+5V_Normal & +5V_USB


+12V

Vout=0.8*(1+R1/R2)
L406 3.6uH C413 0.047uF 25V C420 22uF 16V C421 22uF 16V OPT

+5V_Normal

GND CAP_10uF_X5R C403 10uF 10V 85C C440 0.1uF 16V D402 5V OPT

S7LR core 1.15V volt


+3.3V_Normal R428 10K C447 0.33uF 16V CHANGE TO 10UF/10V/X5R +3.5V_ST C403-*1 10uF 10V CAP_10uF_X7R EP[GND] C441 0.1uF 16V VIN_3 PWRGD BOOT

R1
R452 33K 1% R453 27K 1%

C424 330pF 50V R454 11K 1%

R491 0 SW_IN

R2

C422 0.1uF 16V OPT

BST

16

15

14

LX

FB

12

11

L401 CIC21J501NE 13 C405 10uF 16V PGND 14

10

C417 CAP_10uF_X5R 10uF CHANGE TO 10V 10UF/10V/X5R 85C 8

13

CHANGE TO 16V/X5R

EN

L413 CIC21J501NE

+5V_USB
VIN_1 C430 10uF 10V VIN_2 GND_1 GND_2 1 2 3 4

12 THERMAL 17 11

PH_3 PH_2 PH_1 SS/TR C488 3300pF

L415 3.6uH

SW_OUT

+5V_Normal +3.3V_Normal

IC403 10 TPS54319TRE 9 5 6 7 8

C453 22uF 10V

C456 22uF 10V

C444 0.1uF 16V

D404 5V OPT

VSENSE

COMP

THERMAL 17

R410 100K

RT/CLK

AGND

15

C419 4.7uF 10V

VIN

IC401 TPS65281RGV

AGND 6

R414 10K

R417 4.7K OPT

USB1_OCD

V7V 16

FAULT 5 USB1_CTL EN_SW

R432 1/16W 330K 5% R436 15K C448 3300pF 50V

R1

R442 30K 1/16W 1%

C439 50V 100pF

EN 1 2 3 [EP] 4 RLIM

COMP

ROSC

SS

C417-*1 10uF 10V CAP_10uF_X7R

R2

C426 100pF 50V OPT

R409 2K C410 3300pF 50V

R413 16K

3A Vout=0.827*(1+R1/R2)

R441 75K 1/16W 1%

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM Power_PD2

2012/09/19 4

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

IR/LED and Control

+3.5V_ST

R602 10K 1%

R603 10K 1%

CONTROL_NO_FILTER R611 0 CONTROL_FILTER L601 BLM18PG121SN1D

R600 100 KEY1

R601 100 KEY2

CONTROL_FILTER L602 BLM18PG121SN1D CONTROL_FILTER C609 0.1uF 16V

CONTROL_FILTER C608 0.1uF 16V

P600 12507WR-08L

CONTROL_NO_FILTER R612 0

+3.5V_ST L600 BLM18PG121SN1D

4 R610 1.8K LED_R/BUZZ OPT C607 0.1uF 16V

+3.5V_ST

C602 0.1uF 16V

C603 1000pF 50V

R607 3.3K IR C604 100pF 50V

8 9

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM IR/CONTROL

2012/07/18 6

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

USB (SIDE)

+5V_USB

C700 22uF 10V JK700

3AU04S-305-ZC-(LG)

1 USB DOWN STREAM 5

SIDE_USB1_DM

SIDE_USB1_DP

D700 RCLAMP0502BA OPT

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM USB

12/06/20 7

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

HDMI (REAR 1 / SIDE 1 MHL)


HDMI_1
5V_HDMI_2 5V_DET_HDMI_2 R807 10K SHIELD R826 20 19 18 17 16 15 R805 14 EAG59023302 13 12 11 10 9 8 7 6 5 4 3 2 1 CK+ D0D0_GND D0+ D1D1_GND 1 D1+ D2D2_GND D2+ VA801-*1 1uF 10V ESD_HDMI1_CAP D801-*1 1uF 10V ESD_HDMI1_CAP 2 3 4 5 D827 RCLAMP0524PA 10 9 8 7 6 D2-_HDMI2 D2+_HDMI2 JK803 +3.5V_ST OPT D811 D826 RCLAMP0524PA 10 1 2 3 4 5 9 8 7 6 D0-_HDMI2 D0+_HDMI2 5 ESD_HDMI_SEMTECH 4 3 D1-_HDMI2 D1+_HDMI2 1 2 0 HDMI1_ARC 1K Q801 MMBT3904(NXP) E R801 3.3K VA802 ESD_HDMI C B 18 R817 10K HPD2 R832 R833 VA804 ESD_HDMI VA803 ESD_HDMI HDMI_ARC HDMI_CEC 100 100 DDC_SDA_2 15 DDC_SCL_2 14 13 EAG62611204 12 11 10 9 CK-_HDMI2 CK+_HDMI2 7 6 8 17 16 5V GND DDC_DATA DDC_CLK NC CE_REMOTE CKCK_GND CK+ D0D0_GND D0+ D1D1_GND D1+ D2D2_GND D2+ 1 2 3 4 5 D828 RCLAMP0524PA 1 10 2 3 4 5 9 8 7 6 CK-_HDMI4 CK+_HDMI4 D0-_HDMI4 D0+_HDMI4

SIDE_HDMI (MHL)
5V_HDMI_4 5V_DET_HDMI_4 GND BODY_SHIELD 20 19 HP_DET R819 R818 1.8K VA805 ESD_HDMI 3.3K VA806 ESD_HDMI R830 100 R834 R835 100 100 HPD4 DDC_SDA_4 DDC_SCL_4

R803 1.8K VA801

VA807 ESD_HDMI

VA808 ESD_HDMI

ESD_HDMI1_VARISTOR

HDMI_CEC

ESD_HDMI_SEMTECH D829 RCLAMP0524PA 10 9 8 7 6

D1-_HDMI4 D1+_HDMI4 D2-_HDMI4 D2+_HDMI4

ESD_HDMI_SEMTECH

ESD_HDMI_SEMTECH D801 ESD_HDMI1_VARISTOR

JK801

R810 0 C801 0.047uF 25V

OPT R811 10K

R812 10K C OPT B

Q803 OPT

D812 5.6V

OPT

C B Q802 OPT E R831 300K R802 0 MHL_CD_SENSE

D826-*1 IP4283CZ10-TBA
TMDS_CH1NC_4

D827-*1 IP4283CZ10-TBA
TMDS_CH1NC_4

10

10

CEC
R820 100 HDMI_CEC CEC_REMOTE_S7

TMDS_CH1+

NC_3

TMDS_CH1+

NC_3

GND_1

GND_2

GND_1

GND_2

TMDS_CH2-

NC_2

TMDS_CH2-

NC_2

TMDS_CH2+

NC_1

TMDS_CH2+

NC_1

MHL OCP
AVDD5V_MHL 5V_HDMI_4

ESD_HDMI_NXP

ESD_HDMI_NXP

D828-*1 IP4283CZ10-TBA
TMDS_CH1NC_4

D829-*1 IP4283CZ10-TBA
TMDS_CH1NC_4

IC802 BD82020FVJ
+5V_Normal

+3.3V_Normal

10

10

TMDS_CH1+

NC_3

TMDS_CH1+

NC_3

D800 MBR230LSFT1G R809 10 30V C809 10uF 10V 100K OPT R808

OUT_3

GND

GND_1

GND_2

GND_1

GND_2

5V_HDMI_2

+5V_Normal

5V_HDMI_4

+5V_Normal

+3.5V_ST

TMDS_CH2-

NC_2

TMDS_CH2-

NC_2

OUT_2

IN_1 C802 0.1uF R821 10K R814 2.7K

TMDS_CH2+

NC_1

TMDS_CH2+

NC_1

A1

A2

A1

A2

ESD_HDMI_NXP

ESD_HDMI_NXP

A1

A2

OUT_1

IN_2

MMBD6100 D822 C C

MMBD6100 D824 C

+3.3V_Normal
R806

Q804 C R827 20K B B R813 10K C B Q806 R815 10K /VBUS_EN E (Active Low)

R822 2.7K

R823 2.7K DDC_SDA_2

R824 2.7K

R825 2.7K DDC_SDA_4

/MHL_OCP_DET

R804 0

10K

MMBD6100 D825

OC

EN

R816 10K MHL_OCP_EN (Active High)

DDC_SCL_2

DDC_SCL_4 E Q805

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

NC4_S7LRM HDMI_R1_S1

2012/11/07 8

LGE Internal Use Only

SPDIF

SPDIF OPTIC JACK


5.15 Mstar Circuit Application

+3.3V_Normal

SPDIF-JACK-FOXCONN JK1001 2F01TC1-CLM97-4F GND 1 Fiber Optic

SPDIF-JACK-SOLTEAM JK1001-*1 JST1223-001 GND

Fiber Optic

VCC

VIN SPDIF_OUT C1001 0.1uF 16V C1002 100pF 50V

4 SHIELD

3 4 FIX_POLE

VINPUT

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

VCC

NC4_S7LRM SPDIF 10

12/06/12

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

LVDS (NON EU)

[51Pin LVDS Connector] (For FHD 60Hz)


FHD P1100 FI-RE51S-HF-J-R1500 LVDS_SEL 1 2 3 4 OPT R1100 3.3K +3.3V_Normal

FOR FHD REVERSE(10bit) Change in S7LR


MIRROR
RXA4+ RXA4RXA3+ RXA3RXACK+ RXACK-

[30Pin LVDS Connector] (For HD 60Hz_Normal)


HD P1101 FF10001-30

Pol-change
RXA0+ RXA0RXA1+ RXA1RXA2+ RXA2RXACK+ RXACKRXA3+ RXA3RXA4+ RXA4RXA0RXA0+

1 RXA12 RXA1+ 3 RXA24 RXA2+ 5 RXA2+ RXA2RXACK6 RXACK+ 7 RXA1+ RXA38 RXA1RXA3+ 9 RXA0+ RXA410 RXA0RXA4+ 11 RXA1+ RXA1RXA0+ RXA0-

5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 RXB4+ RXB4RXB3+ RXB3RXBCK+ RXBCKRXA1+ RXA1RXA0+ RXA0R1111 0 RXA2+ RXA2RXA4+ RXA4RXA3+ RXA3RXACK+ RXACK-

OPT R1101 10K

12 RXB4+ RXB4RXB3+ RXB3RXBCK+ RXBCKRXB2+ RXB2RXB1+ RXB1RXB0+ RXB0RXB0+ RXB0RXB1+ RXB1RXB2+ RXB2RXBCK+ RXBCKRXB3+ RXB3RXB4+ RXB4RXB0RXB0+ RXB1RXB1+ RXB2RXB2+ RXBCKRXBCK+ RXB3RXB3+ RXB4RXB4+ 13 14 15 16 17

RXA2RXA2+

RXACKRXACK+

LVDS_SEL 18 19 20 21 22 PANEL_VCC 23 24 25 26 27 28 29 HD C1101 0.1uF 16V OPT R1104 10K HD L1101 120 CIS21J121 OPT R1103 3.3K RXA3RXA3+ +3.3V_Normal

NON_AUO/CMI_39inch

FOR FHD REVERSE(8bit) Change in S7LR


MIRROR
RXA4+ 31

30

Pol-change
RXA4+ RXA4RXA0+ RXA0RXA1+ RXA1RXA2+ RXA2RXACK+ RXACKRXA3+ RXA3RXA4RXA4+ RXA0RXA0+ RXA1RXA1+ RXA2RXA2+ RXACKRXACK+ RXA3RXA3+

Shift
RXA0RXA0+ RXA1RXA1+ RXA2RXA2+ RXACKRXACK+ RXA3RXA3+ RXA4RXA4+

35 36 37

RXB2+ RXA4RXB2RXA3+ RXA3-

38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

RXB1+ RXACK+ RXB1RXACKRXB0+ RXA2+ RXB0NON_AUO39inch R1112 0 R1113 0 PANEL_VCC RXA1RXA0+ FHD L1100 120 CIS21J121 RXA0RXA2RXA1+

NON_AUO39inch

RXB4+ FHD C1100 0.1uF 16V RXB4RXB3+ RXB3RXBCK+ RXBCKRXB2+ RXB2RXB1+ RXB1RXB0+ RXB0-

RXB4+ RXB4RXB0+ RXB0RXB1+ RXB1RXB2+ RXB2RXBCK+ RXBCKRXB3+ RXB3-

RXB4RXB4+ RXB0RXB0+ RXB1RXB1+ RXB2RXB2+ RXBCKRXBCK+ RXB3RXB3+

RXB0RXB0+ RXB1RXB1+ RXB2RXB2+ RXBCKRXBCK+ RXB3RXB3+ RXB4RXB4+

EU pin assign is different from NON EU. Because of position of HD wafer.

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM LVDS_NON_EU

2012/09/19 11

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

GLOBAL tuner block except EU and China


RF_SWITCH_CTL Pull-up cant be applied because of MODEL_OPT_2

LNA_CTRL_1

BR_RESET_DEMOD FE_TS_SYNC FE_AGC_SPEED_CTL IF_AGC_SEL FE_BOOSTER_CTL LNA2_CTL

LNA_CTRL_2 FE_TS_VAL_ERR

FE_TS_CLK

DEMOD_SCL

TU3702 TDSH-G501D(B) TUNER_ISOLATOR_DVB_1INPUT_H

TU3700 TDSS-G201D TUNER_OPT


+3.3V_TU
R3740-*1 1K TU_IIC_NON_ATSC_1K R3733 100K

FE_TS_DATA[0]

DEMOD_SDA

+3.3V_TU

close to TUNER

R3741-*1 1K TU_IIC_NON_ATSC_1K

1 2 3 4 5 6 7 8 9 10 11 B1 B1 B2 B2 A2 A2 A1

NC RESET SCL SDA +B1[3.3V] SIF +B2[1.8V] CVBS IF_AGC DIF[P] DIF[N]

R3705 C3701 0.1uF 16V

0 OPT

1 2 3 4 5 6 7 8 9 10 11 B1 B1 12 A1

NC_1 RESET SCL

R3732 100 TUNER_RESET C3710 0.1uF 16V

R3740 1.8K TU_IIC_ATSC_1.8K R3735 33 33 OPT C3742 20pF 50V OPT C3743 20pF 50V

R3741 1.8K TU_IIC_ATSC_1.8K

TU_SCL TU_SDA

SDA +B1[3.3V] NC_2


C3702 C3711 18pF 50V C3713 18pF 50V

R3736

close to TUNER

R3758 82 TU_SIF OPT

+B2[1.8V] OPT NC_3 IF_AGC DIF[P]

0.1uF

16V

R3784 0 TU_CVBS HALF_NIM/IF_FILTER HALF_NIM/IF_FILTER R3761-*1 R3760-*1 10 10 OPT

R3761

DIF[N] A1

HALF_NIM/IF_NON_FILTER R3760 0

HALF_NIM/IF_NON_FILTER Close to the tuner

A1

IF_P_MSTAR TU_GND_A IF_N_MSTAR


1. should be guarded by ground 2. No via on both of them 3. Signal Width >= 12mils Signal to Signal Width = 12mils Ground Width >= 24mils

SHIELD

+3.3V_TU TU_GND_A

+1.8V_TU

GND seperation for ASIS tuner

C3707 100pF 50V

C3708 0.1uF 16V

TU_GND_A

C3737 100pF 50V

C3738 0.1uF 16V

close to the tuner pin, add,09029

NON_ASIA 0 R3714

NON_ASIA

0 R3715

R3704

100

IF_AGC_MAIN

C3716 0.1uF 16V

should be guarded by ground

+3.3V_TU
IC3703 AP1117E18G-13

+1.8V_TU
1

TUNER MULTI-OPTION
TU3700-*1 TDSS-H501F(B)
TUNER_ATSC

TW_FE_LNA FILTER_SETTING
Frequence 54MHz~350MHz 350Hz~450MHz 450Hz~870MHz CTRL_1 1 0 0 CTRL_2 0 0 1 Filter_Type LPF Through HPF +3.3V_TU
Size change,0929 L3703 CIS21J121 C3717 0.1uF 16V

IN ADJ/GND OUT 2

R3766 1

1 2 3 4 5 6 7 8 9 10 11 X B1 12 SHIELD A1

NC_1 RESET SCL SDA +B1[3.3V] NC_2 +B2[1.8] NC_3 IF_AGC DIF[P] DIF[N] A1

+3.3V_Normal
C3740 0.1uF 16V C3741 10uF 10V 85C CAP_10uF_X5R CHANGE TO 10UF 10V X5R

C3723 22uF 6.3V

C3725 0.1uF 16V

C3715 22uF 6.3V

C3727 0.1uF 16V C3741-*1 10uF 10V CAP_X7R_MP

CHANGE TO 6.3V 2012 X5R

CHANGE TO 6.3V 2012 X5R

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM TUNER_NON_EU

2012.06.21 14

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

COMPONENT1 & AV(COMMON), AV2


COMP_AV1/2 JK1701 PPJ248-01 7C 6C 4C [RD3]E-LUG [RD3]C-SPRING [RD3]CONTACT [WH2]C-SPRING [YL]CONTACT
D1702 5.6V OPT D1701 5.6V AV2_LR_ZENER R1701 470K AV2 C1702 1000pF 50V OPT D1700 5.6V AV2_LR_ZENER R1700 470K AV2 C1701 1000pF 50V OPT R1716 10K AV2_R_IN AV2 R1718 12K AV2

R1717 10K AV2_L_IN AV2 R1719 12K AV2

AV2

5B 4A 6A COMP_AV1 JK1702 PPJ245-01 7E 6E 4E 5D 4C [RD2]E-LUG [RD2]C-SPRING [RD2]CONTACT [WH]C-SPRING [RD1]CONTACT [RD1]C-SPRING [RD1]E-LUG-S [BL]C-SPRING [GN]CONTACT [GN]C-SPRING [GN]E-LUG 7A 7H 6H 4H 5G 4F 6F 8F 5E 4D 6D 7D

+3.3V_Normal R1708 10K AV2 R1711 AV2 1K AV2_CVBS_DET

[YL]C-SPRING
AV2_CVBS_IN D1713 AV2_CVBS_ZENER_ROHM R1702 75 AV2 C1703 47pF 50V AV2 D1713-*1 AV2_CVBS_ZENER_KEC D1714-*1 AV2_CVBS_ZENER_KEC

[YL]E-LUG [RD2]E-LUG [RD2]C-SPRING [RD2]CONTACT [WH1]C-SPRING

D1714 AV2_CVBS_ZENER_ROHM

R1714 10K COMP2_R_IN D1704 5.6V COMP_LR_ZENER

R1703 470K

C1704 1000pF 50V OPT

R1720 12K

R1715 10K COMP2_L_IN D1705 5.6V COMP_LR_ZENER

R1704 470K +3.3V_Normal R1709 10K

C1705 1000pF 50V OPT

R1721 12K

[RD1]CONTACT [RD1]C-SPRING

D1706 5.6V OPT

R1712 1K

COMP2_DET

COMPONENT & AV1

6C 8C 5B 4A 6A 7A

COMP2_Pr+ D1703 COMP_Pr_ZENER_ROHM D1703-*1 COMP_Pr_ZENER_KEC D1707-*1 COMP_Pr_ZENER_KEC

[RD1]E-LUG-S [BL]C-SPRING

D1707 COMP_Pr_ZENER_ROHM

R1705 75

COMP2_Pb+ D1708 COMP_Pb_ZENER_ROHM D1708-*1 COMP_Pb_ZENER_KEC R1706 75 +3.3V_Normal D1710-*1 COMP_Pb_ZENER_KEC

[GN]CONTACT [GN]C-SPRING [GN]E-LUG

D1710 COMP_Pb_ZENER_ROHM

R1710 10K AV_CVBS_DET

R1713 1K D1709 5.6V OPT

R1722 0 COMP2_Y+/AV_CVBS_IN D1711 COMP_Y_ZENER_ROHM D1712 COMP_Y_ZENER_ROHM D1711-*1 COMP_Y_ZENER_KEC D1712-*1 COMP_Y_ZENER_KEC

R1707 75

+3.3V_Normal

VCC

IN

CVBS_TEST C1707 0.1uF

CVBS_TEST IC1700 MM1756DURE

CVBS_TEST C1706 0.1uF

DTV/MNT_VOUT

PS CVBS_TEST R1723 75

GND

OUT

BIAS

CVBS_TEST C1708

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM REAR_NON_EU_L

4.7uF

2012.08.14 17

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

ETHERNET
* H/W option : ETHERNET

+2.5V_Normal

ETHERNET JK2100-*1 RJ45VT-01SN002 JK2100 XRJV-01V-0-D12-080 L2101 BLM18PG121SN1D

ETHERNET_XML_EMI

ETHERNET_XMULTIPLE

1 ETHERNET 2 ETHERNET 3 R2102 49.9 R2101 49.9 C2101 0.1uF ETHERNET

EPHY_TP

EPHY_TN

4 ETHERNET R2103 49.9 R2104 49.9 C2102 0.1uF ETHERNET

EPHY_RP

5 ETHERNET

EPHY_RN

8 9 9

8 9 9 ETHERNET C2104 0.01uF 50V

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

NC4_S7LRM LAN

2012/06/21 21

LGE Internal Use Only

AUDIO AMP(STA380BWEF)

NC_11

NC_12

NC_10

NC_9

NC_8

NC_7

NC_6

NC_5

NC_4

NC_3

NC_2

+3.3V_Normal

NC_1

L3402 10uH C3420 0.22uF 50V C3421 0.22uF 50V C3424 1000pF 50V C3425 1000pF 50V SPK_L+

22

21

20

19

18

17

16

15

14

24

23

13

R3408 43 12 GND_REG 11 VDD_REG 10 OUT1A 9 GND1 8 VCC1 7 OUT1B C3409 0.1uF 16V

R3409 43 C3413 330pF 50V L3403 10uH

NC_13 C3403 0.1uF 16V NC_14 NC_15 VDDDIG1 GNDDIG1 FFX3A FFX3B C3404 2.2uF 10V EAPD/FFX4A TWARNEXT/FFX4B VREGFILT AGNDPLL MCLK

25 26 27 28 29 30 31 32 33 35 38 39 40 41 42 43 44 45 46 47 37 48 36 THERMAL 34 49

C3418 0.22uF 50V

SPEAKER_L

SPK_L-

IC3401 STA380BWF

6 OUT2A 5 VCC2 4 GND2 3 OUT2B 2 VSS_REG 1 VCC_REG C3408 0.1uF 16V C3414 330pF 50V R3410 43 R3411 43 L3404 10uH C3422 0.22uF 50V C3423 0.22uF 50V L3401 CIS21J121 C3426 1000pF 50V C3427 1000pF 50V +24V SPK_R+

C3419 0.22uF 50V L3405 10uH

SPEAKER_R

LRCKI SDI

PWDN

RESET

TESTMODE

INTLINE

GNDDIG2

VDDDIG2

BICKI

[EP]

SDA

SCL

SA

SPK_R-

+3.5V_ST

AUD_MASTER_CLK AUD_SCK

+3.3V_Normal

R3402 10K R3403 10K R3404 100 R3401 10K AMP_MUTE E C B Q3401 MMBT3904(NXP)

AUD_LRCK AUD_LRCH C3407 0.1uF 16V AMP_RESET R3406 C3401 AMP_SDA 1000pF AMP_SCL 50V R3407 0 0 C3411 0.1uF 50V C3412 1uF 50V C3415 1uF 50V C3416 0.1uF 50V C3417 10uF 35V 3216

P3401 WAFER-ANGLE OPT R3405 0 POWER_DET SPK_L-

SPK_L+

SPK_R+

SPK_R-

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

NC4_S7LRM AMP_STA380BWEF

2012/08/29 34

LGE Internal Use Only

MSTART DEBUG_4PIN

MSTAR_DEBUG_4P JP_GND1 JP_GND2 JP_GND3 JP_GND4 P3900 12505WS-04A00

RGB_DDC_SCL

4 5

RGB_DDC_SDA

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM MSTAR DEBUG_4PIN

2012/06/20 39

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

RS-232C

RS232C_DEBUG_4P +3.5V_ST P4000 12507WS-04L R4001 100 PM_TXD R4000 100 PM_RXD GND PM_RXD

VCC

RM_TXD

4 5 GND

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM RS232C_4P_OS

2012/06/20 40

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

NAND FLASH MEMORY

IC102 H27U1G8F2CTR-BC +3.3V_Normal NC_1 NC_2 NC_3 NC_4 OS R107 1K OS R109 3.9K NC_5 NC_6 R/B RE CE NC_7 NC_29 NC_28 NC_27 NC_26 I/O7 I/O6 I/O5 I/O4 NC_25 NC_24 NC_23 VCC_2 VSS_2 NC_22 NC_21 NC_20 I/O3 I/O2 I/O1 I/O0 NC_19 NC_18 NC_17 NC_16 C103 0.1uF OS CAP_10uF_X5R_OS C102 10uF 10V 85C CHANGE TO 10UF 10V X5R 10uF 10V CAP_10uF_X7R_OS C102-*1 +3.3V_Normal 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25

<CHIP Config(LED_R/BUZZ)> Boot from SPI CS1N(EXT_FLASH) Boot from SPI_CS0N(INT_FLASH)


PCM_A[0-7]

1b0 1b1

NAND_FLASH_1G_HYNIX EAN35669103

S7LR-M_NON_MS10 IC101 MSD804KKX


PCM_D[0-7] PCM_D[0] PCM_D[1] PCM_D[2] PCM_D[3] PCM_D[4] PCM_D[5] PCM_D[6] PCM_D[7] PCM_A[0-14] PCM_A[0] W21 AA18 AB22 AE20 AA15 AE21 AB21 Y15 W20 V20 W22 AB18 AA20 AA21 Y19 AB17 Y16 AB19 AB20 AA16 AA19 AC21 AA17 Y20 /PCM_REG AB15 /PCM_OE /PCM_WE /PCM_IORD /PCM_IOWR AD21 /PCM_CE /PCM_IRQA /PCM_CD /PCM_WAIT PCM_RST AC20 Y18 Y21 Y22 PCMCE_N/GPIO118 PCMIRQA_N/GPIO108 PCMCD_N/GPIO133 PCMWAIT_N/GPIO103 PCM_RESET/GPIO132 Y14 U21 USB1_OCD USB1_CTL PCM_5V_CTL V21 R20 T20 U22 D4 /MHL_OCP_DET E4 N25 N24 B8 A8 R136 R137 22 22 P23 P24 D2 D1 DDCA_DA/UART0_TX DDCA_CK/UART0_RX TS1DATA_[0]/GPIO91 TS1DATA_[1]/GPIO92 TS1DATA_[2]/GPIO93 P21 PWM0 PWM1 PWM2 N23 P22 R21 P20 F6 LED_R/BUZZ PWM0/GPIO69 PWM1/GPIO70 PWM2/GPIO71 PWM3/GPIO72 PWM4/GPIO73 PWM_PM/GPIO197 TS1DATA_[3]/GPIO94 TS1DATA_[4]/GPIO95 TS1DATA_[5]/GPIO96 TS1DATA_[6]/GPIO97 TS1DATA_[7]/GPIO98 I2C_SCKM2/DDCR_CK/GPIO75 I2C_SDAM2/DDCR_DA/GPIO74 UART1_TX/GPIO46 UART1_RX/GPIO47 UART2_TX/GPIO68 UART2_RX/GPIO67 UART3_TX/GPIO50 UART3_RX/GPIO51 TS1CLK/GPIO101 TS1VALID/GPI99 TS1SYNC/GPIO100 AD16 AE15 AE14 AC13 AC14 AD12 AD13 AD14 FE_TS_DATA[0] FE_TS_DATA[1] FE_TS_DATA[2] FE_TS_DATA[3] FE_TS_DATA[4] FE_TS_DATA[5] FE_TS_DATA[6] FE_TS_DATA[7] FE_TS_DATA[0] FE_TS_DATA[0] MHL_OCP_EN PM_TXD PM_RXD MODEL_OPT_6 MODEL_OPT_7 PCM2_CE_N/GPIO134 PCM2_IRQA_N/GPIO135 PCM2_CD_N/GPIO138 PCM2_WAIT_N/GPIO136 PCM2_RESET/GPIO137 TS0DATA_[0]/GPIO80 TS0DATA_[1]/GPIO81 TS0DATA_[2]/GPIO82 TS0DATA_[3]/GPIO83 TS0DATA_[4]/GPIO84 TS0DATA_[5]/GPIO85 TS0DATA_[6]/GPIO86 TS0DATA_[7]/GPIO87 AC15 AD15 AC16 TS0CLK/GPIO90 TS0VALID/GPIO88 TS0SYNC/GPIO89 Y13 Y11 AA12 AB12 AA14 AB14 AA13 AB11 CI_TS_DATA[0] CI_TS_DATA[1] CI_TS_DATA[2] CI_TS_DATA[3] CI_TS_DATA[4] CI_TS_DATA[5] CI_TS_DATA[6] CI_TS_DATA[7] FE_TS_CLK FE_TS_VAL_ERR FE_TS_SYNC FE_TS_DATA[0-7] AA10 Y12 CI_TS_CLK CI_TS_VAL CI_TS_SYNC CI_TS_DATA[0-7] AA22 AD22 AD20 PCMOE_N/GPIO116 PCMWE_N/GPIO195 PCMIORD_N/GPIO114 PCMIOWR_N/GPIO112 PM_SPI_SCK/GPIO1 PM_SPI_CZ0/GPIO_PM[12]/GPIO0 PM_SPI_SDI/GPIO2 PM_SPI_SDO/GPIO3 PCMREG_N/GPIO126 PCMADR[0]/GPIO128 PCMADR[1]/GPIO127 PCMADR[2]/GPIO125 PCMADR[3]/GPIO124 PCMADR[4]/GPIO102 PCMADR[5]/GPIO104 PCMADR[6]/GPIO105 PCMADR[7]/GPIO106 PCMADR[8]/GPIO111 PCMADR[9]/GPIO113 PCMADR[10]/GPIO117 PCMADR[11]/GPIO115 PCMADR[12]/GPIO107 PCMADR[13]/GPIO110 PCMADR[14]/GPIO109 GPIO_PM[0]/GPIO6 PM_UART_TX/GPIO_PM[1]/GPIO7 GPIO_PM[2]/GPIO8 GPIO_PM[3]/GPIO9 GPIO_PM[4]/GPIO10 PM_UART_RX/GPIO_PM[5]/GPIO11 PM_SPI_SCZ1/GPIO_PM[6]/GPIO12 GPIO_PM[7]/GPIO13 GPIO_PM[8]/GPIO14 GPIO_PM[9]/GPIO15 PM_SPI_SCZ2/GPIO_PM[10]/GPIO16 GPIO_PM[11]/GPIO17 A2 D3 B2 B1 R151 33 SPI_SDI SPI_SDO R147 33 H5 K6 K5 J6 K4 L6 C2 L5 M6 M5 C1 M4 R146 33 POWER_DET PM_TXD INV_CTL RL_ON POWER_ON/OFF_1 PM_RXD /SPI_CS /FLASH_WP SIDE_HP_MUTE PANEL_CTL PM_MODEL_OPT_0 AMP_MUTE R180 4.7K SPI_SCK +3.5V_ST PCMDATA[0]/GPIO129 PCMDATA[1]/GPIO130 PCMDATA[2]/GPIO131 PCMDATA[3]/GPIO123 PCMDATA[4]/GPIO122 PCMDATA[5]/GPIO121 PCMDATA[6]/GPIO120 PCMDATA[7]/GPIO119 NF_CE1Z/GPIO141 NF_WPZ/GPIO196 NF_CEZ/GPIO140 NF_CLE/GPIO139 NF_REZ/GPIO142 NF_WEZ/GPIO143 NF_ALE/GPIO144 NF_RBZ/GPIO145 AE18 AC17 AD18 AC18 AC19 AD17 AE17 AD19 /PF_WP /PF_CE0 /PF_CE1 /PF_OE /PF_WE PF_ALE /F_RB

OS 22 AR101
PCM_A[7] PCM_A[6] PCM_A[5] PCM_A[4]

<CHIP Config> (I2S_OUT_BCK,I2S_OUT_MCK,PAD_PWM1PAD_PWM0)


B51_no_EJ SB51_WOS SB51_WS MIPS_SPE_NO_EJ MIPS_SPI_EJ_1 MIPS_SPI_EJ_2 MIPS_WOS MIPS_WS : : : : : : : : 4b0000 4b0001 4b0010 4b0100 4b0101 4b0110 4b1001 4b1010 Boot from 8051 with SPI flash Secure B51 without scramble Secure B51 with scramble Boot from MIPS with SPI flash Boot from MIPS with SPI flash Boot from MIPS with SPI flash Secure MIPS without scramble Scerur MIPS with SCRAMBLE +3.3V_Normal

SYM.D

OS AR103 22

/F_RB /PF_OE /PF_CE0 OPT R108 1K OPT R105 1K OS C101 0.1uF

1K

1K

1K

1K

+3.3V_Normal

1K

NC_8 VCC_1 VSS_1 NC_9 NC_10 CLE

PCM_A[1] PCM_A[2] OPT PCM_A[3] PCM_A[4] PCM_A[5] LED_R/BUZZ PCM_A[6] PCM_A[7] PCM_A[8] PCM_A[9] PCM_A[10] PWM1 PWM0 PCM_A[11] PCM_A[12] PCM_A[13] PCM_A[14]

OPT

OPT

R115

R117

R165

R123

OPT R152

OS

OS AR102
PCM_A[3] PCM_A[2] PCM_A[1] PCM_A[0]

AUD_SCK AUD_MASTER_CLK OPT C112 100pF 50V R148 AUD_MASTER_CLK_0 56

/PF_CE1 PF_ALE /PF_WE /PF_WP AR104 22 OS OS R102 3.3K OS R106 1K

ALE WE WP NC_11 NC_12 NC_13 NC_14 NC_15

1K

1K

1K

1K

R116

R118

R121

R124

R153

22

NON_OS

1K

for SERIAL FLASH

NAND_FLASH_2G_HYNIX EAN60708702 IC102-*1 H27U2G8F2CTR

NAND_FLASH_1G_TOSHIBA EAN61508001 IC102-*2 TC58NVG0S3ETA0BBBH

NAND_FLASH_2G_TOSHIBA EAN60991001 IC102-*3 TC58NVG1S3ETA00

NAND_FLASH_1G_SS EAN61857001 IC102-*4 K9F1G08U0D-SCB0

NC_1 NC_2 NC_3 NC_4 NC_5 NC_6 R/B RE CE NC_7 NC_8 VCC_1 VSS_1 NC_9 NC_10 CLE ALE WE WP NC_11 NC_12 NC_13 NC_14 NC_15

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25

NC_29 NC_28 NC_27 NC_26 I/O7 I/O6 I/O5 I/O4 NC_25 NC_24 NC_23 VCC_2 VSS_2 NC_22 NC_21 NC_20 I/O3 I/O2 I/O1 I/O0 NC_19 NC_18 NC_17 NC_16

from CI SLOT

NC_1 NC_2 NC_3 NC_4 NC_5 NC_6 RY/BY RE CE NC_7 NC_8 VCC_1 VSS_1 NC_9 NC_10 CLE ALE WE WP NC_11 NC_12 NC_13 NC_14 NC_15

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25

NC_29 NC_28 NC_27 NC_26 I/O8 I/O7 I/O6 I/O5 NC_25 NC_24 NC_23 VCC_2 VSS_2 NC_22 NC_21 NC_20 I/O4 I/O3 I/O2 I/O1 NC_19 NC_18 NC_17 NC_16

NC_1 NC_2 NC_3 NC_4 NC_5 NC_6 RY/BY RE CE NC_7 NC_8 VCC_1 VSS_1 NC_9 NC_10 CLE ALE WE WP NC_11 NC_12 NC_13 NC_14 NC_15

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25

NC_29 NC_28 NC_27 NC_26 I/O8 I/O7 I/O6 I/O5 NC_25 NC_24 NC_23 VCC_2 VSS_2 NC_22 NC_21 NC_20 I/O4 I/O3 I/O2 I/O1 NC_19 NC_18 NC_17 NC_16

NC_1 NC_2 NC_3 NC_4 NC_5 NC_6 R/B RE CE NC_7 NC_8 VCC_1 VSS_1 NC_9 NC_10 CLE ALE WE WP NC_11 NC_12 NC_13 NC_14 NC_15

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25

NC_29 NC_28 NC_27 NC_26 I/O7 I/O6 I/O5 I/O4 NC_25 NC_24 S7LR-M_MS10 NC_23 VCC_2 VSS_2 NC_22 NC_21 NC_20 I/O3 I/O2 I/O1 I/O0 NC_19 NC_18 NC_17 NC_16 C7 E6 F5 B6 E5 D5 B7 E7 F7 AB5 AB3 A9 F4 AB1 N6 AB2 AC2 GPIO39 GPIO40 GPIO41 GPIO42 GPIO43 GPIO44 GPIO45 GPIO48 GPIO49 GPIO52 GPIO53 GPIO54 GPIO55 I2C_SCKM0/GPIO56 I2C_SDAM0/GPIO57 GPIO76 GPIO77 LVB0P LVB0N LVB1P LVB1N LVB2P LVB2N LVB3P LVB3N LVB4P LVB4N LVA0P LVA0N LVA1P LVA1N LVA2P LVA2N LVA3P LVA3N LVA4P LVA4N V23 U24 V25 V24 W25 W23 AA23 Y24 AA25 AA24 AE24 AB25 AB23 AC25 AB24 AD25 AC24 AE23 AC23 AC22 AD23 SCART1_MUTE KEY1 KEY2

for SYSTEM EEPROM (IC104)


I2C_SCL I2C_SDA

S7LR-M Multi Package IC101-*1 LGE2121-MS (M1_L13_MS10)

Internal demod out

RGB_DDC_SDA RGB_DDC_SCL

H6 G5 G4 J5 J4 SAR0/GPIO34 SAR1/GPIO35 SAR2/GPIO36 SAR3/GPIO37 SAR4/GPIO38

R23 VSYNC_LIKE/GPIO146 R24 R25 T21 T22 SPI1_CK/GPIO199 SPI1_DI/GPIO200 SPI2_CK/GPIO201 SPI2_DI/GPIO202

DIMMING

I2C

LVACLKP +3.3V_Normal LVACLKN LVBCLKP LVBCLKN

AD24 Y23 W24 T25

OPT R156 10K PWM0 R140 1K PWM2 OPT C111 2.2uF AMP_SDA AMP_SCL I2C_SDA I2C_SCL R141 1K R144 2.2K R145 2.2K GPIO194 GPIO191 GPIO192 GPIO193 FRC_RESET U23 T24 T23 AMP_RESET FRC_RESET 5V_DET_HDMI_2 5V_DET_HDMI_4 AV_CVBS_DET AV2_CVBS_DET SC1/COMP1_DET HP_DET S2_RESET TUNER_RESET C7 E6 F5 B6 E5 D5 B7 E7 F7 AB5 AB3 A9 F4 AB1 N6 AB2 AC2

S7LR-M_NON_MS10 IC101 MSD804KKX

R157 PWM_DIM

100

SYM.A
GPIO39 GPIO40 GPIO41 GPIO42 GPIO43 GPIO44 GPIO45 GPIO48 GPIO49 GPIO52 GPIO53 GPIO54 GPIO55 I2C_SCKM0/GPIO56 I2C_SDAM0/GPIO57 GPIO76 GPIO77 LVB0P LVB0N LVB1P LVB1N LVB2P LVB2N LVB3P LVB3N LVB4P LVB4N LVA0P LVA0N LVA1P LVA1N LVA2P LVA2N LVA3P LVA3N LVA4P LVA4N

AB25 AB23 AC25 AB24 AD25 AC24 AE23 AC23 AC22 AD23 V23 U24 V25 V24 W25 W23 AA23 Y24 AA25 AA24 AE24

RXA0+ RXA0RXA1+ RXA1RXA2+ RXA2RXA3+ RXA3RXA4+ RXA4RXB0+ RXB0RXB1+ RXB1RXB2+ RXB2RXB3+ RXB3RXB4+ RXB4RXACK+ RXACKRXBCK+ RXBCKMODEL_OPT_3 MODEL_OPT_4 MODEL_OPT_5 MODEL_OPT_8

PM MODEL OPTION EEPROM


+3.3V_Normal

MODEL_OPT_0 +3.5V_ST NAND_EN NAND_EN MODEL_OPT_1 LNA_CTRL_1 LNA_CTRL_2

NVRAM_ST

IC104 M24256-BRMN6TP
E0 VCC

C105 0.1uF

NVRAM_RENESAS
IC104-*1 R1EX24256BSAS0A
A0 VCC

NON_OS_512k_ST
IC104-*2 M24512-RMN6TP
E0 VCC

NON_OS_512k_ATMEL
IC104-*3 AT24C512C-SSHD-T
A0 VCC

R174 10K S/W_TW

R177 10K HD_LVDS_NON_EU PM_MODEL_OPT_0 PM_MODEL_OPT_1

MODEL_OPT_2

E1

WC A1 SCL 2 7 WP E1 2 7 WC A1 2 7 WP

A0h
E2 3 6

R111 R112 C104 8pF OPT C106 8pF OPT

22 22

I2C_SCL I2C_SDA

A2

SCL

E2

SCL

A2

SCL

R175 10K S/W_EU/AJ

R176 10K HD_LVDS_EU

VSS

SDA

VSS

SDA

VSS

SDA

GND

SDA

PM_MODEL_OPT_0 HIGH : HD_NON_EU LOW : HD_EU HD_LVDS_pattern is different. Between EU and NON_EU PM_MODEL_OPT_1 HIGH : S/W_NON_EU LOW : S/W_EU/AJ S/W is different. Between TW

BR_RESET_DEMOD

LVACLKP LVACLKN LVBCLKP LVBCLKN

AD24 Y23 W24 T25

GPIO194 GPIO191 GPIO192 GPIO193

U23 T24 T23

EAN62389501

EAN43349003

EAN43349004

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM MAIN1_NON_EU

2012/09/19 51

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

MODEL OPTION
+2.5V_Normal +3.3V_Normal +2.5V_Normal +3.3V_Normal

Memory OPTION
LOW FHD PHM_OFF NON_DVB_T2 NON_M120 MIU0-128M NON_DVB_S MIU1-NO_DDR NON_DUALSTREAM HIGH HD
0.1uF

PIN NAME MODEL_OPT_0

PIN NO. AB3 F4 AB2 T25 U23 T24 B8 A8

MODEL_OPT_4 Memory 128M 128M+128M 256M PIN NO. U23 0

MODEL_OPT_6 PIN NO. B8 0 Note

+1.10V_VDDC

MODEL OPTION
1K 1K 1K 1K 1K 1K 1K 1K 1K DUALSTREAM MIU1-128M MIU0-256M

VDDC 1.05V
VDDC : 2026mA 10V 10V 1uF 1uF

+1.10V_VDDC

MODEL_OPT_1
HD

PHM_ON DVB_T2 M120

DVB_T2

S/W_AJ

PHM_ON

DVB_S

M120

MODEL_OPT_2 MODEL_OPT_3
MODEL_OPT_0 MODEL_OPT_1 MODEL_OPT_2 MODEL_OPT_3 MODEL_OPT_4 MODEL_OPT_5 MODEL_OPT_6 MODEL_OPT_7 MODEL_OPT_8

R291

R221

R206

R208

R211

R222

R226

R298

R290

C228

10uF

C275

0 1 1

1 0 1 Ginga

10uF

C277

C280

IF_AGC_SEL LNA2_CTL RF_SWITCH_CTL

OPT 100 R201 R202 BOOSTER_OPT 100 R203 RF_SW_OPT 0 R204 R225 R228 R230 R229 R213 OPT 100 OPT 100 OPT OPT OPT OPT 100 100 100 100 NON_DUALSTREAM 1K MIU1-NO_DDR 1K 1K 1K 1K 1K 1K NON_DVB_T2 NON_DVB_S MIU0-128M PHM_OFF 1K

MODEL_OPT_4 MODEL_OPT_5 MODEL_OPT_6 MODEL_OPT_7

MIU0-256M 256M+128M DVB_S MIU1-128M DUALSTREAM

C283

* Dual Stream is only Korea 3D spec Close to MSTAR


R288 100 C257 0.1uF C287 OPT R289 100 C258 0.1uF HALF_NIM/EU_NON_T2 HALF_NIM/EU_NON_T2

IC101 MSD804KKX
+1.10V_VDDC

SYM.E
G10 G11 G12 G13 G14 G17 G18 G19 G24 H11 H12 H13 H14 H15 H16 H17 H18 H19 J9 J10 J11 J12 J13 J14 J15 J16 J18 J19 J25 K9 K13 K14 H10 K18 K19 K22 L8 L9 J8 L12 L13 L18 L19 M8 K8 M10 M11 L14 M15 M16 M18 M25 N10 N11 N13 N14 N15 N16 N17 N19 K7 P8 P9 M9 P11 P13 P16 P17 P18 P12 R8 R9 R11 R12 R13 R17 T8 T9 N7 T11 T12 T13 T14 T15 T16 T17 U8 U9 U10 U11 U12 U13 U14 U15 U16 U17 R18 V9 V10 V11 V12 V14 V17 T7 E8

DTV_IF
IF_P_MSTAR HALF_NIM/IF_FILTER C288 33pF IF_N_MSTAR 0.1uF 0.1uF HALF_NIM/IF_FILTER C289 33pF +3.3V_Normal VDD33

S7LR-M_NON_MS10

NON_M120

1K

Normal Power 3.3V


L204 BLM18PG121SN1D 0.1uF CAP_10uF_X5R C284 CAP_10uF_X5R 10V 85C 10V 85C 0.1uF 0.1uF C284-*1 10uF 10V CAP_10uF_X7R C204-*1 10uF 10V CAP_10uF_X7R FB_CORE AVDD_AU33

K12 AVDDLV_USB G9 H9 K10 K11 L10 M12 M13 N12 P14 P15 R10 R14 R15 T10 VDDC_1 VDDC_2 VDDC_3 VDDC_4 VDDC_5 VDDC_6 VDDC_7 VDDC_8 VDDC_9 VDDC_10 VDDC_11 VDDC_12 VDDC_13 VDDC_14 GND_32 GND_33 GND_34 GND_35 GND_36 GND_37 GND_38 GND_39 GND_40 GND_41 GND_42 GND_43 GND_44 GND_45 GND_46 GND_47 GND_48 GND_49 NC_2 FB_CORE AVDDL_MOD NC_1 DVDD_DDR GND_50 GND_51 GND_52 GND_53 GND_54 GND_55 AVDD2P5 W9 W10 W11 W12 AVDD2P5_ADC_1 AVDD2P5_ADC_2 AVDD2P5_ADC_3 AVDD2P5_ADC_4 GND_56 GND_57 GND_58 GND_59 GND_60 GND_61 AVDD25_LAN AVDD2P5_MOD V18 U19 AVDD_MOD_1 AVDD_MOD_2 GND_62 GND_63 GND_64 GND_65 GND_66 GND_67 NC_3 NC_4 U7 AVDD_NODIE L7 AVDD_DVI_USB_1 AVDD_DVI_USB_2 AVDD3P3_MPLL AVDD_DMPLL C260 1uF M19 DVDD_NODIE AVDD_AU33 V7 W7 AVDD_AU33 AVDD_EAR33 GND_68 GND_69 GND_70 GND_71 GND_72 GND_73 GND_74 GND_75 GND_76 GND_77 GND_78 GND_79 GND_80 GND_81 GND_82 VDDP_1 VDDP_2 GND_83 GND_84 GND_85 AVDD_LPLL_1 AVDD_LPLL_2 GND_86 GND_87 GND_88 VDDP_NAND GND_89 GND_90 AVDD_MIU J17 K15 K16 AVDD_DDR0_D_1 AVDD_DDR0_D_2 AVDD_DDR0_D_3 AVDD_DDR0_C K17 L17 M17 L16 AVDD_DDR1_D_1 AVDD_DDR1_D_2 AVDD_DDR1_D_3 AVDD_DDR1_C GND_91 GND_92 GND_93 GND_94 GND_95 GND_96 GND_97 GND_98 GND_99 GND_100 GND_101 E9 GND_102 GND_EFUSE GND_103 GND_104 A23 B17 GND_1 GND_2 GND_3 GND_4 GND_5 GND_6 GND_7 GND_8 GND_9 GND_10 GND_11 GND_12 GND_13 GND_14 GND_15 GND_16 GND_17 GND_18 GND_19 GND_20 GND_21 GND_22 GND_23 GND_24 GND_25 GND_26 GND_27 GND_28 GND_29 GND_30 GND_31 GND_105 GND_106 GND_107 GND_108 GND_109 GND_110 GND_111 GND_112 GND_113 GND_114 GND_115 GND_116 GND_117 GND_118 GND_119 GND_120 GND_121 GND_122 GND_123 GND_124 GND_125 GND_126 GND_127 GND_128 GND_129 GND_130 GND_131 GND_132 GND_133 GND_134 GND_135 GND_136

OPT

R212

FHD

MODEL_OPT_6 MODEL_OPT_4

HALF_NIM/EU_NON_T2 HALF_NIM/EU_NON_T2

R297

R293

R294

R224

R223

R207

R209

R227

S7LR-M_NON_MS10 IC101 MSD804KKX


C250 J2 J3 K3 J1 K2 K1 L2 L3 T5 POWER_ON/OFF_2 POWER_ON/OFF_2 T4 V5 RXACKP RXACKN RXA0P RXA0N RXA1P RXA1N RXA2P RXA2N DDCDA_DA/GPIO27 DDCDA_CK/GPIO26 HOTPLUGA/GPIO22 AD2 IF_AGC RF_AGC AE2 SIFP SIFM HALF_NIM/EU_NON_T2 C282 0.1uF HALF_NIM/EU_NON_T2 R220 10K HALF_NIM/EU_NON_T2 R219 0 IP IM AD4 AC5 L227 BLM18PG121SN1D HALF_NIM/EU_NON_T2 0.1uF R216 0.1uF R218 47 47 C264 1000pF OPT 50V

10uF

C204

10uF

C235

C255

SYM.C

C251 AC4 NC_8 NC_9 AC3 AE3 AD3

C259

TU_SIF

CHANGE TO 10UF 10V X5R

ANALOG SIF Close to MSTAR


+3.3V_Normal

CHANGE TO 10UF 10V X5R

L208 BLM18PG121SN1D C240 0.1uF C241 0.1uF P10 FB_CORE P19 R16 L11 MIUVDDC IF_AGC_MAIN C285 0.047uF 25V HALF_NIM/EU_NON_T2 M14

TUNER_I2C
AE6 I2C_SCKM1/GPIO78 I2C_SDAM1/GPIO79 AD6 TU_SCL TU_SDA

Close to MSTAR
AD1 XIN R5 XOUT HOTPLUGD/GPIO25 AE9 CK+_HDMI4 CK-_HDMI4 D0+_HDMI4 D0-_HDMI4 D1+_HDMI4 D1-_HDMI4 D2+_HDMI4 D2-_HDMI4 DDC_SDA_4 DDC_SCL_4 HPD4 CK+_HDMI2 CK-_HDMI2 D0+_HDMI2 D0-_HDMI2 D1+_HDMI2 D1-_HDMI2 D2+_HDMI2 D2-_HDMI2 DDC_SDA_2 DDC_SCL_2 HPD2 CEC_REMOTE_S7 R214 R215 2.2 2.2 AC9 AC10 AD9 AC11 AD10 AE11 AD11 AE8 AD8 AC8 F2 F3 G3 F1 G2 G1 H2 H3 R6 U6 P5 R4 RXBCKP RXBCKN RXB0P RXB0N RXB1P RXB1N RXB2P RXB2N DDCDB_DA/GPIO29 DDCDB_CK/GPIO28 HOTPLUGB/GPIO23 CEC/GPIO5 AUL0 P2 R3 N2 P3 N3 N1 SC1_ID SC1_FB SC1_R+/COMP1_Pr+ SC1_G+/COMP1_Y+ SC1_B+/COMP1_Pb+ SC1_SOG_IN SC1_CVBS_IN SC1/COMP1_L_IN SC1/COMP1_R_IN DEMOD_SCL DEMOD_SDA V2 V3 U3 U2 T1 T2 R2 R1 T3 HSYNC1 VSYNC1 RIN1P RIN1M GIN1P GIN1M BIN1P BIN1M SOGIN1 AVDD_DDR0:55mA +1.5V_DDR AVDD_MIU L209 BLM18PG121SN1D GPIO_PM[13]/GPIO19 AUOUTL2 AVDD5V_MHL GPIO_PM[14]/GPIO20 AUOUTR2 GPIO_PM[15]/GPIO21 W6 V6 V4 Y7 W5 U5 TP209 MHL_CD_SENSE AVDD5V_MHL /VBUS_EN SCART1_Rout M3 M2 M1 HSYNC0 VSYNC0 RIN0P RIN0M GIN0P GIN0M BIN0P BIN0M SOGIN0 AUR0 AUL1 AUR1 AUL2 AUR2 AUL3 AUR3 AUL4 AUR4 CHANGE TO X5R AB9 AA11 Y9 AA9 AA7 AB8 Y8 Y10 AC7 AD7 C238 C239 C242 C243 2.2uF 2.2uF 2.2uF 2.2uF AV2 AV2 AV2_L_IN AV2_R_IN COMP2_L_IN COMP2_R_IN I2S_OUT_WS/GPIO153 C10 I2S_OUT_BCK/GPIO154 I2S_OUT_MCK/GPIO152 I2S_OUT_SD/GPIO155 RXCCKP RXCCKN RXC0P RXC0N RXC1P RXC1N RXC2P RXC2N DDCDC_DA/GPIO31 DDCDC_CK/GPIO30 HOTPLUGC/GPIO24 I2S_IN_BCK/GPIO148 I2S_IN_SD/GPIO149 I2S_IN_WS/GPIO147 B10 C9 B9 AMP_SCL AMP_SDA COMP2_DET AUD_SCK AUD_MASTER_CLK_0 AUD_LRCH L229 BLM18PG121SN1D C269 C8 D8 D9 CAP_10uF_X5R CHANGE TO 10UF 10V X5R 10uF 10V 85C C273 0.1uF C274 0.1uF USB1_DM USB1_DP USB0_DM USB0_DP AC12 AE12 SIDE_USB1_DM SIDE_USB1_DP AVDD_DMPLL E3 E2 SPDIF_IN/GPIO150 SPDIF_OUT/GPIO151 D7 D6 R296 PM_MODEL_OPT_1 R287 AC1 1M XTAL_LOAD_27pF C261 27pF X201 24MHz XTAL_LOAD_30pF C261-*1 30pF XTAL_LOAD_30pF C262-*1 30pF Y17

C262

27pF

HDMI

XTAL_LOAD_27pF CI_DET 100 SPDIF_OUT SPDIF_OPTIC AVDD25_PGA W14 W15

Normal 2.5V
SIDE USB
+2.5V_Normal AVDD2P5 AVDD2P5:172mA AVDD_NODIE L211 BLM18PG121SN1D

C209

C245

AVSS_PGA

M7 P7 R7

AVDD2P5_MOD AVDD25_PGA:13mA VDD33 R19 T19 W18 W19 V19

I2S_I/F
AUD_LRCK

C291 0.1uF 16V

C269-*1 10uF 10V CAP_10uF_X7R

VDD33

L15

AUDIO IN

AUDIO OUT
SCART1_Lout

DDR3 1.5V

C23 A5 C11 C19 C22 D14 D18 D19 E17 E18 E19 0.1uF 0.1uF E22 F8 F17 F18 F19

COMP2
COMP2_Pr+ COMP2_Y+/AV_CVBS_IN COMP2_Pb+ R237 R238 R239 R240 R241 R242 33 68 33 68 33 68 C218 C219 C220 C221 C222 C223 C224 0.047uF 0.047uF 0.047uF 0.047uF 0.047uF 1000pF

AA2 Y2 W2 Y3 V1 W3 W1 HSYNC2 RIN2P RIN2M GIN2P GIN2M BIN2P BIN2M SOGIN2 AUVAG AUVRP AA6 EARPHONE_OUTL R244 R246 R249 AV2 33 33 33 C225 C227 C230 AV2 0.047uF AA8 Y4 0.047uF W4 Y5 AA4 Y6 AA1 C203 1000pF OPT R252 68 C233 0.047uF AB4 VCOM 0.047uF AA5 CVBS0 CVBS1 CVBS2 CVBS3 NC_5 NC_7 NC_6 CVBSOUT1 TN/GPIO62 GPIO61 GPIO64 GPIO65 LED0/GPIO58 URSA_SDA URSA_SCL N4 IRIN/GPIO4 ARC0 HWRESET T6 N5 R210 0 C231 1uF IR HDMI_ARC SOC_RESET HDMI1_ARC HDMI1_ARC 50V RN/GPIO66 LED1/GPIO59 B5 C3 A3 B3 B4 URSA_SDA URSA_SCL RESET_IC_SOC_RESET R266 470 1 C202 4.7uF 10V RESET_IC_SOC_RESET C200 4.7uF 10V +3.5V_SOC_RESET C201 0.1uF 3 EPHY_TN POWER_DET_RESET +3.5V_ST SWICH SW200 JTP-1127WEM 2 4 RP/GPIO63 TP/GPIO60 A6 C4 EPHY_RN C6 C5 EPHY_RP EPHY_TP EARPHONE_OUTR AB6 L203 L205 5.6uH 5.6uH HEAD_PHONE HEAD_PHONE C268 4.7uF 10V HEAD_PHONE C272 4.7uF 10V HEAD_PHONE AUVRM AE5 AC6 AD5 10uF 10V C248 C207 0.1uF C254 C266 1uF C249 4.7uF C253 1uF C256 0.1uF C263 10uF L202 BLM18SG121TN1D 0.047uF AA3

H/P OUT
HP_LOUT HP_ROUT AVDD_DDR1:55mA

C278

CVBS In/OUT
TU_CVBS COMP2_Y+/AV_CVBS_IN AV2_CVBS_IN

G8 H8 N22 N21 N20 M22 M21 M20

DTV/MNT_VOUT

SOC_RESET

F10 V15 W16 V8 T18 +1.10V_VDDC AVDD_NODIE L206 BLM18PG121SN1D AVDD_DMPLL L207 BLM18PG121SN1D C205 0.1uF C286 0.1uF C252 0.1uF C296 10uF 10V C279 0.1uF L228 BLM18PG121SN1D MIUVDDC

Close to MSTAR

STby 3.5V
SWICH R205 100 R217 0 SOC_RESET +3.5V_ST

R200 62K

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM

2012.09.19 52

MAIN2_NON_EU

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

RS-232C

HEAD_PHONE HEAD_PHONE R5309 0 M6 M1 RS232_PHONE R5301 100 M3_DETECT M4 M5_GND OPT D5301 ADUC 20S 02 010L 20V OPT D5302 ADUC 20S 02 010L 20V 3 R 4 5 KJA-PH-1-0177 JK5301 1 6 L 1 DETECT 3 4 RS232_PHONE GND JK5301-*1 KJA-PH-0-0177 5

RS232_PHONE R5302 100 +3.5V_ST

RS232_PHONE IC5301 MAX3232CDR

RS232_PHONE C5306 0.1uF

RS232_PHONE C5302 0.1uF RS232_PHONE C5303 0.1uF

C1+

16

VCC

V+

15

GND

C1-

14

DOUT1

RS232_PHONE C5304 0.1uF

C2+

13

RIN1

C2-

12

ROUT1 PM_RXD DIN1 PM_TXD DIN2 HP_LOUT

HEAD_PHONE C5307 10uF 16V OPT C5309 1000pF 50V HEAD_PHONE R5307 1K

RS232_PHONE C5305 0.1uF

V-

11

DOUT2

10

RIN2

8 EAN41348201

ROUT2

HEAD_PHONE HP_ROUT C5308 10uF 16V OPT C5310 1000pF 50V HEAD_PHONE R5308 1K

+3.3V_Normal

R5306 HEAD_PHONE 10K R5305 1K HP_DET HEAD_PHONE

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM RS232C_PHONE

2012/06/21 53

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

AVDD_DDR0

AVDD_DDR0 +1.5V_DDR AVDD_DDR0 L1202 CIC21J501NE

R1201

1K 1%

R1204

1K 1%

10uF10V

C1217

C1218

C1219

C1238

0.1uF

C1206

1uF

1uF

1uF

1uF

0.1uF

1000pF

0.1uF

R1202

C1202

R1205

C1201

CLose to DDR3

CLose to Saturn7M IC

C1203

C1204

1K

1K

1000pF

1%

1%

DDR_1600_2G_HYNIX
IC1201 H5TQ2G63DFR-PBC EAN61829203
A-MVREFCA M8 VREFCA A0 A1 A-MVREFDQ R1203 240 1% B2 10V 10uF 10V 10uF C1205 C1227 C1207 C1208 C1210 C1211 C1212 C1213 C1214 C1215 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF A1 A8 C1 C9 D2 E9 F1 H2 H9 J1 J9 L1 L9 A-MA14 T7 NC_1 NC_2 NC_3 NC_4 NC_6 DQSL DQSL A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 B1 B9 D1 D8 E2
DDR_1600_2G_SS
IC1201-*1 K4B2G1646E-BCK0 EAN61848802
N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 M7 NC_5 M2 N8 M3 J7 K7 K9 L2 K1 J3 K3 L3 T2 RESET CS ODT RAS CAS WE NC_1 NC_2 NC_3 F3 G3 C7 B7 E7 D3 E3 F7 F2 F8 H3 H8 G2 H7 D7 C3 C8 C2 A7 A2 B8 A3 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9 B1 B9 D1 D8 E2 E8 F9 G1 G9 D7 C3 C8 C2 A7 A2 B8 A3 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 DML DMU DQSU DQSU VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 DQSL DQSL A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9 E3 F7 F2 F8 H3 H8 G2 H7 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9 B1 B9 D1 D8 E2 E8 F9 G1 G9 D7 C3 C8 C2 A7 A2 B8 A3 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 E7 D3 DML DMU C7 B7 DQSU DQSU VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 NC_4 NC_6 CK CK CKE BA0 BA1 BA2 VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9 J1 J9 L1 L9 T7 F3 G3 DQSL DQSL A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9 E3 F7 F2 F8 H3 H8 G2 H7 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9 B1 B9 D1 D8 E2 E8 F9 G1 G9 D7 C3 C8 C2 A7 A2 B8 A3 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 E7 D3 DML DMU C7 B7 DQSU DQSU VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 T2 RESET A1 A8 C1 C9 D2 E9 F1 H2 H9 L2 K1 J3 K3 L3 CS ODT RAS CAS WE NC_1 NC_2 NC_3 NC_4 NC_5 J7 K7 K9 CK CK CKE A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9 B2 D9 G7 K2 K8 N1 N9 R1 R9 M2 N8 M3 BA0 BA1 BA2 VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9 J1 J9 L1 L9 T7 F3 G3 DQSL DQSL A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9 E3 F7 F2 F8 H3 H8 G2 H7 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9 B1 B9 D1 D8 E2 E8 F9 G1 G9 D7 C3 C8 C2 A7 A2 B8 A3 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 E7 D3 DML DMU C7 B7 DQSU DQSU VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 T2 RESET A1 A8 C1 C9 D2 E9 F1 H2 H9 L2 K1 J3 K3 L3 CS ODT RAS CAS WE NC_1 NC_2 NC_3 NC_4 NC_6 J7 K7 K9 CK CK CKE M7 NC_6 ZQ L8 VREFDQ H1 VREFCA M8 N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9 B2 D9 G7 K2 K8 N1 N9 R1 R9 M2 N8 M3 BA0 BA1 BA2 VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9 J1 J9 L1 L9 T7 F3 G3 DQSL DQSL A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9 E3 F7 F2 F8 H3 H8 G2 H7 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9 B1 B9 D1 D8 E2 E8 F9 G1 G9 E7 D3 DML DMU C7 B7 DQSU DQSU VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 T2 RESET A1 A8 C1 C9 D2 E9 F1 H2 H9 L2 K1 J3 K3 L3 CS ODT RAS CAS WE NC_1 NC_2 NC_3 NC_4 NC_6 J7 K7 K9 CK CK CKE M7 NC_5 ZQ L8 VREFDQ H1 VREFCA

1uF

A-MVREFDQ

A-MVREFCA

C1251

C1239

0.1uF

C1241

IC101 MSD804KKX

N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 M7 NC_5 M2 BA0 BA1 BA2 VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9 CS ODT RAS CAS WE T2 RESET CK CK CKE L2 K1 J3 K3 L3 J7 K7 K9 N8 M3

A-MA0 A-MA1 A-MA2 A-MA3 A-MA4 A-MA5 A-MA6 A-MA7 A-MA8 A-MA9 A-MA10 A-MA11 A-MA12 A-MA13

A-MA0 A-MA1 A-MA2 A-MA3 A-MA4 A-MA5 A-MA6 A-MA7 A-MA8 A-MA9 A-MA10 A-MA11 A-MA12 A-MA13 A-MA14

A11 C14 B11 F12 C15 E12 A14 D11 B14 D12 C16 C13 A15 E11 B13

S7LR-M_NON_MS10 A_DDR3_A[0] SYMBOL.B B_DDR3_A[0] A_DDR3_A[1] B_DDR3_A[1]


A_DDR3_A[2] A_DDR3_A[3] A_DDR3_A[4] A_DDR3_A[5] A_DDR3_A[6] A_DDR3_A[7] A_DDR3_A[8] A_DDR3_A[9] A_DDR3_A[10] A_DDR3_A[11] A_DDR3_A[12] A_DDR3_A[13] A_DDR3_A[14] B_DDR3_A[2] B_DDR3_A[3] B_DDR3_A[4] B_DDR3_A[5] B_DDR3_A[6] B_DDR3_A[7] B_DDR3_A[8] B_DDR3_A[9] B_DDR3_A[10] B_DDR3_A[11] B_DDR3_A[12] B_DDR3_A[13] B_DDR3_A[14]

B23 D25 F22 G22 E24 F21 E23 D22 D24 D21 C24 C25 F23 E21 D23

H1 VREFDQ

A2 A3 A4 A5 ZQ A6 A7 A8 VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9 A9 A10/AP A11 A12/BC A13

L8

AVDD_DDR0

D9 G7 K2 K8 N1 N9 R1 R9

R1235 56

A-MBA0 A-MBA1 A-MBA2

A-MCK 1%

A-MBA0 A-MBA1 A-MBA2 A-MCK A-MCKB A-MCKE

F13 B15 E13 C17 A17 B16 A_DDR3_MCLK A_DDR3_MCLKZ A_DDR3_MCLKE B_DDR3_MCLK B_DDR3_MCLKZ B_DDR3_MCLKE A_DDR3_BA[0] A_DDR3_BA[1] A_DDR3_BA[2] B_DDR3_BA[0] B_DDR3_BA[1] B_DDR3_BA[2]

G20 F24 F20 G25 G23 F25

C1209 0.01uF 50V 1%

A-MCKE A-MCKB A-MODT A-MRASB AVDD_DDR0 A-MCASB R1231 A-MWEB 10K A-MRESETB

R1236 56

A-MODT A-MRASB A-MCASB A-MWEB A-MRESETB

E14 B12 A12 C12 F11 A_DDR3_RESET B_DDR3_RESET A_DDR3_ODT A_DDR3_RASZ A_DDR3_CASZ A_DDR3_WEZ B_DDR3_ODT B_DDR3_RASZ B_DDR3_CASZ B_DDR3_WEZ

D20 B25 B24 A24 E20

F3 G3 C7 DQSU DQSU E7 DML DMU E3 F7 F2 F8 H3 H8 G2 H7 D7 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 C3 C8 C2 A7 A2 B8 A3 D3 B7

A-MDQSL A-MDQSLB A-MDQSU A-MDQSUB A-MDML A-MDMU A-MDQL0 A-MDQL1 A-MDQL2 A-MDQL3 A-MDQL4 A-MDQL5 A-MDQL6 A-MDQL7 A-MDQU0 A-MDQU1 A-MDQU2 A-MDQU3 A-MDQU4 A-MDQU5 A-MDQU6 A-MDQU7

A-MDQSL A-MDQSLB A-MDQSU A-MDQSUB A-MDML A-MDMU A-MDQL0 A-MDQL1 A-MDQL2 A-MDQL3 A-MDQL4 A-MDQL5 A-MDQL6 A-MDQL7 A-MDQU0 A-MDQU1 A-MDQU2 A-MDQU3 A-MDQU4 A-MDQU5 A-MDQU6 A-MDQU7

B19 C18 B18 A18 E15 A21 D17 G15 B21 F15 B22 F14 A22 D15 G16 B20 F16 C21 E16 A20 D16 C20 A_DDR3_DQU[0] A_DDR3_DQU[1] A_DDR3_DQU[2] A_DDR3_DQU[3] A_DDR3_DQU[4] A_DDR3_DQU[5] A_DDR3_DQU[6] A_DDR3_DQU[7] B_DDR3_DQU[0] B_DDR3_DQU[1] B_DDR3_DQU[2] B_DDR3_DQU[3] B_DDR3_DQU[4] B_DDR3_DQU[5] B_DDR3_DQU[6] B_DDR3_DQU[7] A_DDR3_DQL[0] A_DDR3_DQL[1] A_DDR3_DQL[2] A_DDR3_DQL[3] A_DDR3_DQL[4] A_DDR3_DQL[5] A_DDR3_DQL[6] A_DDR3_DQL[7] B_DDR3_DQL[0] B_DDR3_DQL[1] B_DDR3_DQL[2] B_DDR3_DQL[3] B_DDR3_DQL[4] B_DDR3_DQL[5] B_DDR3_DQL[6] B_DDR3_DQL[7] A_DDR3_DQML A_DDR3_DQMU B_DDR3_DQML B_DDR3_DQMU A_DDR3_DQSU A_DDR3_DQSUB B_DDR3_DQSU B_DDR3_DQSUB A_DDR3_DQSL A_DDR3_DQSLB B_DDR3_DQSL B_DDR3_DQSLB

K24 K25 J21 J20 H24 L20 L23 J24 L24 J23 M24 H23 M23 K23 G21 L22 H22 K20 H20 L21 H21 K21

DQL7 VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9

DDR_1600_2G_NANYA
IC1201-*2 NT5CB128M16FP-DI EAN61859702
M8

DDR_1600_1G_HYNIX
IC1201-*3 H5TQ1G63EFR-PBC EAN61829003
N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC NC_7 VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9 B2 D9 G7 K2 K8 N1 N9 R1 R9 ZQ L8 VREFDQ H1 VREFCA M8

DDR_1600_1G_SS
IC1201-*4 K4B1G1646G-BCK0 EAN61836301
N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 M7 NC_5 M2 N8 M3 BA0 BA1 BA2 VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9 J1 J9 L1 L9 T7 A1 A8 C1 C9 D2 E9 F1 H2 H9 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9 B2 D9 G7 K2 K8 N1 N9 R1 R9 ZQ L8 VREFDQ H1 VREFCA M8

DDR_1600_1G_NANYA
IC1201-*5 NT5CB64M16DP-DH EAN61859501
N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 M7 NC_5 M2 N8 M3 J7 K7 K9 L2 K1 J3 K3 L3 T2 RESET CS ODT RAS CAS WE NC_1 NC_2 NC_3 F3 G3 DQSL DQSL A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9 NC_4 NC_7 CK CK CKE BA0 BA1 BA2 VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9 J1 J9 L1 L9 T7 A1 A8 C1 C9 D2 E9 F1 H2 H9 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12 NC_6 VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9 B2 D9 G7 K2 K8 N1 N9 R1 R9 ZQ L8 VREFDQ H1 VREFCA M8

E8 F9 G1 G9

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM M1_DDR (1DDR)

2012/06/21 54

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

Serial Flash for SPI boot_NON_OS

+3.5V_ST

+3.5V_ST

OPT R5503 4.7K +3.5V_ST

SFLASH_NON_OS_WINBOND IC1300 W25Q64FVSSIG


CS VCC 0.1uF C5501 DO[IO1]

/SPI_CS OPT R5501 10K SPI_SDO R5502 0 /FLASH_WP GND WP[IO2]

%HOLD[IO3]

CLK SPI_SCK DI[IO0] R5504 33 SPI_SDI

SFLASH_NON_OS_MX

SFLASH_OS_WINBOND

SFLASH_OS_MACRONIX

IC1300-*1 MX25L6406EM2I-12G
CS VCC CS

IC1300-*2 W25Q80BVSSIG
VCC

IC1300-*3 MX25L8006EM2I-12G
CS# VCC

SO/SIO1

HOLD

DO[IO1]

HOLD[IO3]

SO/SIO1

HOLD#

WP

SCLK

%WP[IO2]

CLK

WP#

SCLK

GND

SI/SIO0

GND

DI[IO0]

GND

SI/SIO0

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.

NC4_S7LRM S_FLASH_NON_OS

2012.06.21 55

Copyright 2013 LG Electronics. Inc. All right reserved. Only for training and service purposes

LGE Internal Use Only

Vous aimerez peut-être aussi