Académique Documents
Professionnel Documents
Culture Documents
1. General description
The TDA8594 is a complementary quad Bridge Tied Load (BTL) audio power amplier made in BCDMOS technology. It contains four independent ampliers in BTL conguration. Through the I2C-bus, diagnosis of temperature warning and clipping level is fully programmable and the information available via two diagnostic pins is selectable. The status of each amplier (output offset, load or no load, short-circuit or speaker incorrectly connected) can be read separately.
2. Features
2.1 General
I I I I I I I I I I I I Operates in legacy mode (non I2C-bus) and I2C-bus mode (3.3 V and 5 V compliant) Three hardware-programmable I2C-bus addresses Drives 4 or 2 loads Speaker fault detection Independent short-circuit protection per channel Loss of ground and open VP safe (with 200 m series impedance and a supply decoupling capacitor of 2200 F maximum) All outputs short-circuit proof to ground, supply voltage and across the load All pins short-circuit proof to ground Temperature-controlled gain reduction to prevent audio holes at high junction temperatures Low battery voltage detection Offset detection This part has been qualied in accordance with AEC-Q100
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
I Fully programmable diagnostic levels can be set: N Programmable clip detection: 2 %, 5 % or 10 % N Programmable thermal pre-warning I Selectable information on the DIAG and STB pins: N The STB pin can be programmed/multiplexed with second clip detection N Clip information of each channel can be directed separately to the DIAG pin or the STB pin N Independent enabling of thermal, clip or load fault detection (short across or to VP or to ground) on DIAG pin
70
75
0.01
0.1
4. Ordering information
Table 2. Ordering information Package Name TDA8594J TDA8594SD DBS27P RDBS27P Description plastic DIL-bent-SIL (special bent) power package; 27 leads (lead length 6.8 mm) plastic rectangular-DIL-bent-SIL (reverse bent) power package; 27 leads (row spacing 2.54 mm) Version SOT827-1 SOT878-1 Type number
TDA8594_2
2 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
5. Block diagram
ADSEL SDA 1 SCL 23 VP1 21 VP2 7
26
STB
I2C-BUS INTERFACE
5 CLIP DETECT/DIAGNOSTIC
DIAG
IN1
12
MUTE
26 dB/ 16 dB
PROTECTION/ DIAGNOSTIC
10 8
OUT1+ OUT1
IN3
16
MUTE
26 dB/ 16 dB
PROTECTION/ DIAGNOSTIC
18 20
OUT3+ OUT3
IN2
13
MUTE
26 dB/ 16 dB
PROTECTION/ DIAGNOSTIC
6 4
OUT2+ OUT2
IN4
15 VP
MUTE
26 dB/ 16 dB
PROTECTION/ DIAGNOSTIC
22 24
OUT4+ OUT4
27
TAB
TDA8594
11 SVR
14 SGND
17 ACGND
9 PGND1
3 PGND2
19 PGND3
25 PGND4
001aad119
TDA8594_2
3 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
6. Pinning information
6.1 Pinning
1 2 3 4 5 6 7 8 9
OUT1+ 10 SVR 11 IN1 12 IN2 13 SGND 14 IN4 15 IN3 16 ACGND 17 OUT3+ 18 PGND3 19 OUT3 20 VP1 21 OUT4+ 22 SCL 23 OUT4 24 PGND4 25 SDA 26 TAB 27
001aad120
TDA8594
Pin description Pin 1 2 3 4 5 6 7 Description I2C-bus address select input standby (I2C-bus mode) or mode pin (legacy mode); programmable second clip indicator power ground channel 2 negative channel 2 output diagnostic/clip detection output positive channel 2 output supply voltage 2
NXP B.V. 2007. All rights reserved.
4 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Pin description continued Pin 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 Description negative channel 1 output power ground channel 1 positive channel 1 output half supply lter capacitor channel 1 input channel 2 input signal ground channel 4 input channel 3 input AC ground input positive channel 3 output power ground channel 3 negative channel 3 output supply voltage 1 positive channel 4 output I2C-bus clock input negative channel 4 output power ground channel 4 I2C-bus data input/output heatsink connection, must be connected to ground
Table 3. Symbol OUT1 PGND1 OUT1+ SVR IN1 IN2 SGND IN4 IN3 ACGND OUT3+ PGND3 OUT3 VP1 OUT4+ SCL OUT4 PGND4 SDA TAB
To keep the output pins on the front side, special reverse bending is applied.
7. Functional description
The TDA8594 is a complementary quad BTL audio power amplier made in BCDMOS technology. It contains four independent ampliers in BTL conguration (see Figure 1). Through the I2C-bus, the diagnostic functions of temperature level and clip level are fully programmable and the information to be shown on the two diagnostic pins can be selected. The status of each amplier (output offset, load or no load, short-circuit or speaker incorrectly connected) can be read separately. The TDA8594 is protected against overvoltage, short-circuit, over-temperature, open ground and open VP connections. Three different I2C-bus addresses are selected with an external resistor connected to the ADSEL pin. If the ADSEL pin is short-circuit to ground, the TDA8594 operates in legacy mode. In this mode, no I2C-bus is needed and the function of the STB pin will change from two-level (Standby mode and On mode) to a three-level pin (Standby mode, On mode and mute).
5 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
If the differential output voltage across the load is less than 1 V, and the current
through the load is more than 4 A, the amplier channel will be switched off for 16 ms. To prevent incorrect switch-off with an inductive load or very high input signals, the condition (Vo < 1 V and IL > 4 A) must exist for more than 300 s.
If the differential output voltage across the load is more than 1 V, and the current
through the load is more than 8 A, the amplier channel will be switched off for 16 ms.
Vo < 1.75 V and Imissing(det) > 1 A for 80 s Vo > 1.75 V and Imissing(det) > 3 A for 80 s
TDA8594_2 NXP B.V. 2007. All rights reserved.
6 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
TDA8594_2
7 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
VP
DIAG
STB
SVR
tamp_on
amplifier output
td(mute_off)
td(soft_mute)
td(fast_mute)
001aad168
TDA8594_2
8 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
VP
DIAG
STB
td(mute_off)
td(soft_mute)
td(fast_mute)
001aad169
Fig 4. Start-up and shut-down timing with DC load active in I2C-bus mode
TDA8594_2
9 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
VP
DIAG
STB
td(mute_off)
td(soft_mute)
td(fast_mute)
001aad170
Fig 5. Start-up and shut-down timing with low audible pop and DC load activated
TDA8594_2
10 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
VP
DIAG
SVR
td(mute_off)
td(soft_mute)
td(mute_on)
td(fast_mute)
001aad171
TDA8594_2
11 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
When the SVR capacitor has discharged, the amplier starts up again if the VP voltage is above the low VP mute threshold, typically 7.5 V. Below the low VP mute threshold, the outputs of the amplier remain low. In I2C-bus mode, a supply voltage drop below VP(reset), typically 5 V, results in setting bit DB2[D7] and not starting of the ampliers but waiting for an I2C-bus command to start. The amplier prevents audio pops during engine start. To prevent pops on the output caused by the application during an engine start (for instance tuner regulator out of regulation), the STB pin can be made zero when an engine start is detected. The STB pin activates the fast mute and disturbances at the amplier inputs are suppressed.
V (V)
14
VP
1.6 V
t (s)
001aad172
(1) Headroom voltage Vhr = VP VO. (2) Steady state output voltage VO = VSVR 1.4 V. (3) Headroom protection threshold = VO + 1.6 V.
TDA8594_2
12 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
VO (V) 14.4
(1)
Vhr
(2) (3)
VSVR 3.5
output voltage
(3)
t(start-Vo(off)) t(start-SVRoff)
t (s)
001aad173
(1) Headroom protection activated: a) Fast mute b) Discharge of SVR. (2) Low VP mute activated. (3) Low VP mute released.
TDA8594_2
13 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
VO (V) 14.4
8.8 8.6
(1)
7.2
(2)
DIAG
t (s)
001aad185
(1) Low VP mute activated. (2) VPOR: VP level at which Power-On Reset (POR) is activated.
TDA8594_2
14 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
30 Gv (dB) 20
001aad174
10
0 145
155
165
Tj (C)
175
7.13 Diagnostics
Diagnostic information can be read via the I2C-bus, and can also be available on the DIAG pin or on the STB pin. The DIAG pin has both xed information (power-on reset occurred, low battery and high battery) and, via the I2C-bus, selectable information (temperature, load fault and clip). This information will be seen at the DIAG pin as a logic OR. In case of a failure, the DIAG pin remains LOW and the failure information can be read from the microprocessor via the I2C-bus (the DIAG pin can be used as a microprocessor interrupt to minimize I2C-bus trafc). When the failure is removed, the DIAG pin will be released. To have full control over the clipping information, the STB pin can be programmed as a second clip detection pin. The clip detection level can be selected for all channels at once. It is possible to select whether the clip information is available on the DIAG pin or on the STB pin for each channel separately. It is, for instance, possible to distinguish between clipping of the front and the rear channels. Diagnostic information selection possibilities are shown in Table 4.
Table 4. Diagnostic information availability Legacy mode STB pin no DIAG pin no DIAG pin POR after power-on reset, DIAG pin will remain LOW until amplier has been started yes can be enabled per channel can be enabled can be enabled can be enabled
Low battery Clip detection Temperature pre-warning Short Speaker protection (missing current)
TDA8594_2
yes yes, xed level for all channels on 2 % yes, pre-warning level is 145 C yes yes
15 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Diagnostic information availability continued Legacy mode STB pin no no no DIAG pin no no yes DIAG pin
Table 4.
Diagnostic information I2C-bus mode Offset detection Load detection Overvoltage no no yes
VO = VOUT+ VOUT
VO = VOUT+ VOUT
offset threshold read = set bit t = 1 s: read = offset DB1 bit D2 set
001aad175
TDA8594_2
16 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
NORMAL 20
OPEN-CIRCUIT 5 k
001aad176
If the amplier is used as line driver and the external booster has an input impedance of more than 100 and less than 800 (DC-coupled), the DC load bits will contain DBx[D5:D4] = 10, independent of the gain setting (see Table 5).
Table 5. DBx[D5] 0 1 1 0 DC load detection Meaning (when IB1[D2] = 0) DBx[D4] 0 0 1 1 normal load line driver load open load not valid
DC load bits
By reading the I2C-bus bits the microprocessor can determine, after the start-up of the amplier, whether a speaker or an external booster is connected. Depending on these bits, the amplier gain can be selected, 26 dB for normal mode or 16 dB for line driver mode. If the gain select is performed when the amplier is muted, the gain select will be pop free. The DC load bits are combined with the AC load bits and are only valid when the AC load detection is disabled. When the AC load detection is enabled (IB1[D2] = 1), the bits DBx[D4] will show the content of the AC load detection. When the AC load detection is disabled again, bit DBx[D4] will show the content of the DC load measurement, which was stored during the AC load measurement. The AC load detection can only be performed after the amplier has completed its start-up cycle and will not conict with the DC load detection.
TDA8594_2
17 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
The interpretation of line driver and normal mode DC load bit settings for AC load detection is shown in Table 6.
Table 6. DBx[D4] 0 1 AC load detection Meaning (when IB1[D2] = 1) no AC load detected AC load detected
When bit IB1[D2] = 1, the AC load detection is enabled. The AC load detection can only be performed after the amplier has completed its start-up cycle and will not conict with the DC load detection.
20 |Zth(load)| () 16
001aad177
(1)
12
8
(2)
0 0 1 2 3 4 VoM (V) 5
(1) Ith(o)det(load)AC < 230 mA (no load detection level) (2) Ith(o)det(load)AC > 460 mA (load detection level)
TDA8594_2
18 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
8. I2C-bus specication
Table 7. Open 51 k to ground 10 k to ground Ground TDA8594 hardware address select A6 1 1 1 no A5 1 1 1 I2C-bus; A4 0 0 0 A3 1 1 1 A2 1 1 1 A1 0 0 1 A0 0 1 1 R/W 0 = write to TDA8594 1 = read from TDA8594 0 = write to TDA8594 1 = read from TDA8594 0 = write to TDA8594 1 = read from TDA8594 legacy mode Pin ADSEL
SDA
SDA
SCL
mba608
SDA
mba607
TDA8594_2
19 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
SDA
MSB
MSB 1
LSB + 1
ACK
MSB
MSB 1
LSB + 1
LSB
ACK
ADDRESS
WRITE DATA
To stop the transfer, after the last acknowledge (A) a STOP condition (P) must be generated I2C-BUS READ SCL 1 2 7 8 9 1 2 7 8 9
SDA
MSB
MSB 1
LSB + 1
ACK
MSB
MSB 1
LSB + 1
LSB
ACK
ADDRESS
READ DATA
NA
: generated by master (microcontroller) : generated by slave S P A NA R/W : START : STOP : acknowledge : not acknowledge : read / write
To stop the transfer, the last byte must not be acknowledged and a STOP condition (P) must be generated
001aac649
If bit R/W = 0, the TDA8594 expects three instruction bytes; IB1, IB2 and IB3 After a power-on reset, all instruction bits are set to zero.
Legacy mode:
All bits equal to zero dene the setting, with the exception of bit IB1[D0] which is
ignored; see Table 8.
Table 8. Bit D7 D6 Instruction byte IB1 Description dont care channel 3 clip information on DIAG or STB pin 0 = clip information on DIAG pin 1 = clip information on STB pin D5 channel 1 clip information on DIAG or STB pin 0 = clip information on DIAG pin 1 = clip information on STB pin
TDA8594_2 NXP B.V. 2007. All rights reserved.
20 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Instruction byte IB1 continued Description channel 4 clip information on DIAG or STB pin 0 = clip information on DIAG pin 1 = clip information on STB pin
Table 8. Bit D4
D3
channel 2 clip information on DIAG or STB pin 0 = clip information on DIAG pin 1 = clip information on STB pin
D2
AC load detection enable 0 = AC load detection disabled 1 = AC load detection enabled; DBx[D4] bits not available for DC load detection
D1
D0
amplier start enable 0 = amplier not enabled, DIAG pin will remain LOW 1 = amplier will start up, power-on occurred (DB2[D7] will be reset) and DIAG pin will be released
Instruction byte IB2 Description clip detection level 00 = clip detection level 2 % 01 = clip detection level 5 % 10 = clip detection level 10 % 11 = clip detection level disabled
D5
temperature information on DIAG pin 0 = temperature information on DIAG pin 1 = no temperature information on DIAG pin
D4
load fault information (shorts, missing current) on DIAG pin 0 = fault information on DIAG pin 1 = no fault information on DIAG pin
D3
low pop (slow start) enable 0 = low pop enabled 1 = low pop disabled
D2
soft mute channel 1 and channel 3 (mute delay 20 ms) 0 = no mute 1 = mute
D1
soft mute channel 2 and channel 4 (mute delay 20 ms) 0 = no mute 1 = mute
TDA8594_2
21 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Instruction byte IB2 continued Description fast mute all amplier channels (mute delay 100 s) 0 = no mute 1 = mute
Table 9. Bit D0
Instruction byte IB3 Description dont care amplier channel 1 and channel 3 gain select 0 = 26 dB 1 = 16 dB
D5
D4
D3
D2
D1
D0
If bit R/W = 1, the TDA8594 sends four data bytes to the microprocessor: DB1, DB2,
DB3, and DB4
All bits except DB1[D7] and DB3[D7] are latched. All bits except DBx[D4] and DBx[D5] are reset after a read operation. Bit DBx[D2] is
set after a read operation; see Section 7.14
For explanation of AC and DC load detection bits; see Section 7.15 and Section 7.16.
TDA8594_2
22 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Data byte DB1 Description temperature pre-warning 0 = no warning 1 = junction temperature too high
D6
D5 and D4
channel 2 DC load or AC load detection if bit IB1[D2] = 1, AC load detection is enabled, bit D5 is dont care, bit D4 has the following meaning 0 = no AC load 1 = AC load detected if bit IB1[D2] = 0, AC load detection is disabled, bits D5 and D4 are available for DC load detection 00 = normal load 01 = not valid 10 = line driver load 11 = open load
D3
D2
D1
D0
Data byte DB2 Description power-on reset and amplier status 0 = amplier on 1 = power-on reset has occurred; amplier off
D6
TDA8594_2
23 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Data byte DB2 continued Description channel 4 DC load or AC load detection if bit IB1[D2] = 1, AC load detection is enabled, bit D5 is dont care, bit D4 has the following meaning 0 = no AC load 1 = AC load detected if bit IB1[D2] = 0, AC load detection is disabled, bits D5 and D4 are available for DC load detection 00 = normal load 01 = not valid 10 = line driver load 11 = open load
D3
D2
D1
D0
Data byte DB3 Description maximum temperature protection 0 = no protection 1 = maximum temperature protection
D6
TDA8594_2
24 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Data byte DB3 continued Description channel 1 DC load or AC load detection if bit IB1[D2] = 1, AC load detection is enabled, bit D5 is dont care, bit D4 has the following meaning 0 = no AC load 1 = AC load detected if bit IB1[D2] = 0, AC load detection is disabled, bits D5 and D4 are available for DC load detection 00 = normal load 01 = not valid 10 = line driver load 11 = open load
D3
D2
D1
D0
Data byte DB4 Description reserved speaker fault channel 3 (missing current) 0 = no missing current 1 = missing current
D5 and D4
channel 3 DC load or AC load detection if bit IB1[D2] = 1, AC load detection is enabled, bit D5 is dont care, bit D4 has the following meaning 0 = no AC load 1 = AC load detected if bit IB1[D2] = 0, AC load detection is disabled, bits D5 and D4 are available for DC load detection 00 = normal load 01 = not valid 10 = line driver load 11 = open load
TDA8594_2
25 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Data byte DB4 continued Description channel 3 shorted load 0 = not shorted load 1 = shorted load
D2
D1
D0
9. Limiting values
Table 15. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol VP Parameter supply voltage Conditions operating non operating load dump protection; duration 50 ms, rise time > 2.5 ms VP(r) IOSM IORM Tj(max) Tstg Tamb V(prot) reverse supply voltage non-repetitive peak output current repetitive peak output current maximum junction temperature storage temperature ambient temperature protection voltage AC and DC short-circuit of output pins and across the load pins SCL and SDA pins IN1, IN2, IN3, IN4, SVR, ACGND and DIAG pin STB tmax = 10 minutes Min 8 1 Max 18 +50 50 Unit V V V
55 40 -
V A A C C C V
Vx
voltage on pin x
0 0
6.5 13
V V
24
TDA8594_2
26 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Table 15. Limiting values continued In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Ptot Vesd Parameter total power dissipation electrostatic discharge voltage Conditions Tcase = 70 C human body model; C = 100 pF; Rs = 1.5 k machine model; C = 200 pF; Rs = 10 ; Ls = 0.75 H Min Max 80 2000 Unit W V
200
11. Characteristics
Table 17. Characteristics Refer to Figure 29 at VP = VP1 = VP2 = 14.4 V; RL = 4 ; f = 1 kHz; RS = 0 ; normal mode; unless otherwise specied. Tested at Tamb = 25 C; guaranteed for Tamb = 40 C to +105 C. Symbol VP Iq Istb VO VP(low)(mute) VP(low)(mute) Vth(ovp) Vhr VPOR VO(offset) Parameter supply voltage quiescent current standby current output voltage low supply voltage mute low supply voltage mute hysteresis overvoltage protection threshold voltage headroom voltage power-on reset voltage output offset voltage when headroom protection is activated; see Figure 7 see Figure 9 amplier on amplier mute line driver mode RL(tol) load resistance tolerance VP 18 V VP 16 V
TDA8594_2
Conditions RL = 4 RL = 2 no load VSTB = 0.4 V with rising supply voltage with falling supply voltage
[1]
Unit V V mA A V V V V V V V mV mV mV
27 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Table 17. Characteristics continued Refer to Figure 29 at VP = VP1 = VP2 = 14.4 V; RL = 4 ; f = 1 kHz; RS = 0 ; normal mode; unless otherwise specied. Tested at Tamb = 25 C; guaranteed for Tamb = 40 C to +105 C. Symbol VSTB Parameter voltage on pin STB Conditions Standby mode selected I2C-bus mode legacy mode mute selected legacy mode (I2C-bus off) Operating mode selected I2C-bus mode legacy mode (I2C-bus off)
[2]
Min
Typ
Max
Unit
Mode select and second clip detection: pin STB off) 2.5 2.5 6.5 1 1 4.5 VP VP V V V V V
(I2C-bus
low voltage on pin STB when pulled down during clipping ISTB = 150 A ISTB = 500 A ISTB current on pin STB VSTB = 0 V to 8.5 V clip detection not active; I2C-bus mode legacy mode Start-up, shut-down and mute timing twake wake-up time time after wake-up via STB pin before rst I2C-bus transmission is recognized; see Figure 3
5.6 6.1 -
4 10 300
V V A A s
ILO(SVR) td(mute_off)
output leakage current on pin SVR mute off delay time 10 % of output signal; ILO = 0 A I2C-bus mode; with ILO = 10 A +15 ms; no DC load (IB1[D1] = 0); low pop disabled (IB2[D3] = 1); see Figure 3 I2C-bus mode; with ILO = 10 A +20 ms; DC load active (IB1[D1] = 1); low pop disabled (IB2[D3] = 1); see Figure 4 I2C-bus mode; with ILO = 10 A +20 ms; DC load active (IB1[D1] = 1); low pop enabled (IB2[D3] = 0); see Figure 5 legacy mode; with ILO = 10 A +20 ms; VSTB = 7 V; RADSEL = 0 ; see Figure 6
[3]
10
295
465
795
ms
500
640
940
ms
640
830
1190
ms
430
650
1030
ms
TDA8594_2
28 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Table 17. Characteristics continued Refer to Figure 29 at VP = VP1 = VP2 = 14.4 V; RL = 4 ; f = 1 kHz; RS = 0 ; normal mode; unless otherwise specied. Tested at Tamb = 25 C; guaranteed for Tamb = 40 C to +105 C. Symbol tamp_on Parameter amplier on time Conditions time from amplier mute to amplier on; 90 % of output signal; ILO = 0 A I2C-bus mode; with ILO = 10 A +30 ms; no DC load (IB1[D1] = 0); low pop disabled (IB2[D3] = 1); see Figure 3 I2C-bus mode; with ILO = 10 A +35 ms; DC load active (IB1[D1] = 1); low pop disabled (IB2[D3] = 1); see Figure 4 I2C-bus mode; with ILO = 10 A +30 ms; DC load active (IB1[D1] = 1); low pop enabled (IB2[D3] = 0); see Figure 5 legacy mode; with ILO = 10 A +20 ms; VSTB = 7 V; RADSEL = 0 ; see Figure 6 toff amplier switch-off time time to DC output voltage < 0.1 V; I2C-bus mode; ILO = 0 A with ILO = 10 A +0 ms; low pop enabled (IB2[D3] = 0); see Figure 4 with ILO = 10 A +0 ms; low pop disabled (IB2[D3] = 1); see Figure 5 td(mute-on) mute to on delay time from 10 % to 90 % of output signal; IB2[D1] and IB2[D2] = 1 to 0; Vi = 50 mV; see Figure 6 from 90 % to 10 % of output signal; Vi = 50 mV; IB2[D1] and IB2[D2] = 0 to 1 (soft mute); see Figure 6 from 90 % to 10 % of output signal; VSTB from 8 V to 1.3 V (fast mute); see Figure 6
[3] [3]
Min
Typ
Max
Unit
360
520
870
ms
565
695
1015
ms
710
890
1270
ms
510
720
1120
ms
120
245
530
ms
140
280
620
ms
20
40
ms
td(soft_mute)
20
40
ms
td(fast_mute)
0.1
ms
t(start-Vo(off)) t(start-SVRoff)
engine start to output off time VP from 14.4 V to 7 V; Vo < 0.5 V; see Figure 8 engine start to SVR off time VP from 14.4 V to 7 V; VSVR < 2 V; see Figure 8 pins SCL and SDA pins SCL and SDA pin SDA; IL = 5 mA
Rev. 02 11 December 2007
0.1 40
1 75
ms ms
2.3 -
V V V
29 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Table 17. Characteristics continued Refer to Figure 29 at VP = VP1 = VP2 = 14.4 V; RL = 4 ; f = 1 kHz; RS = 0 ; normal mode; unless otherwise specied. Tested at Tamb = 25 C; guaranteed for Tamb = 40 C to +105 C. Symbol fSCL RADSEL Parameter SCL clock frequency resistance on pin ADSEL address A[6:0] = 110 1100 I2C-bus address A[6:0] = 110 1101 I2C-bus address A[6:0] = 110 1111 legacy mode Diagnostic VOL(DIAG) VO(offset_det) THDclip LOW-level output voltage on pin DIAG output voltage at offset detection total harmonic distortion clip detection level IB2[D7:D6] = 10 IB2[D7:D6] = 01 IB2[D7:D6] = 00 THDclip total harmonic distortion clip detection level variation no overlap between IB2[D7:D6] = 10 and IB2[D7:D6] = 01 no overlap between IB2[D7:D6] = 01 and IB2[D7:D6] = 00 Tj(AV)(pwarn) Tj(AV)(G(0.5dB)) Tj(pw-G(0.5dB)) pre-warning average junction temperature IB3[D4] = 0 IB3[D4] = 1 fault condition; IDIAG = 1 mA 1.5 5 3 1 1 1 135 112 150 7 1.75 10 5 2 4 3.5 145 122 155 10 0.3 2.2 18 9 3 9 6 155 132 160 13 V V % % % % % C C C C I2C-bus Conditions Min 155 42 7 Typ 400 51 10 Max 57 15 0.5 Unit kHz k k k k
average junction temperature Vi = 0.05 V for 0.5 dB gain reduction prewarning to 0.5 dB gain reduction junction temperature difference junction temperature difference between 0.5 dB gain reduction and off gain reduction of thermal foldback load detection threshold impedance from thermal foldback to when all outputs are switched off all channels switched off I2C-bus mode normal load detection line driver load detection I2C-bus mode
Tj(G(0.5dB)-of)
10
15
20
G(th_fold) Zth(load)
20
dB
100 5000
20 800 -
Zth(open) Ith(o)det(load)AC
open load detection threshold impedance AC load detection output threshold current
I2C-bus mode AC load bit is set AC load bit is not set 460 230 mA mA
TDA8594_2
30 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Table 17. Characteristics continued Refer to Figure 29 at VP = VP1 = VP2 = 14.4 V; RL = 4 ; f = 1 kHz; RS = 0 ; normal mode; unless otherwise specied. Tested at Tamb = 25 C; guaranteed for Tamb = 40 C to +105 C. Symbol Amplier Po output power RL = 4 ; VP = 14.4 V; THD = 0.5 % RL = 4 ; VP = 14.4 V; THD = 10 % RL = 4 ; VP = 14.4 V; maximum power; Vi = 2 V (RMS) square wave RL = 4 ; VP = 15.2 V; maximum power; Vi = 2 V (RMS) square wave RL = 2 ; VP = 14.4 V; THD = 0.5 % RL = 2 ; VP = 14.4 V; THD = 10 % RL = 2 ; VP = 14.4 V; maximum power; Vi = 2 V (RMS) square wave THD total harmonic distortion Po = 1 W to 12 W; f = 1 kHz; RL = 4 Po = 1 W to 12 W; f = 10 kHz Po = 1 W to 12 W; f = 20 kHz line driver mode; Vo = 1 V (RMS) and 5 V (RMS), f = 20 Hz to 20 kHz; complex load; see Figure 31 cs channel separation f = 1 kHz; RS = 1 k; RACGND = 250 f = 10 kHz; RS = 1 k; RACGND = 250 SVRR CMRR supply voltage ripple rejection 100 Hz to 10 kHz; RS = 1 k; RACGND = 250 common mode rejection ratio normal mode; Vcm = 0.3 V (p-p); f = 1 kHz to 3 kHz; RS = 1 k; RACGND = 250 f = 1 kHz lter 20 Hz to 22 kHz; RS = 1 k mute mode line driver mode normal mode Gv voltage gain single-ended in; differential out normal mode line driver mode 25.5 15.5 26 16 26.5 16.5 dB dB 19 22 45 26 29 65 V V V
[5]
Parameter
Conditions
Min 19 26 42
Typ 22 28 44
Max -
Unit W W W
47
50
34 45 70
37 48 75
W W W
% % % %
65 60 55 45
80 65 70 65
dB dB dB dB
[5]
[5]
[5]
Vcm(max)(rms) Vn(o)
0.6
TDA8594_2
31 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Table 17. Characteristics continued Refer to Figure 29 at VP = VP1 = VP2 = 14.4 V; RL = 4 ; f = 1 kHz; RS = 0 ; normal mode; unless otherwise specied. Tested at Tamb = 25 C; guaranteed for Tamb = 40 C to +105 C. Symbol Zi mute Vo(mute)(RMS) Bp Parameter input impedance mute attenuation RMS mute output voltage power bandwidth Conditions Tamb = 40 C to +105 C Tamb = 0 C to 105 C Vo / Vo(mute); Vi = 50 mV Vi = 1 V (RMS); lter 20 Hz to 22 kHz 1 dB Min 50 60 80 Typ 70 70 92 25 20 to 20000 Max 95 95 Unit k k dB V Hz
Operation above 16 V in a 2 mode with reactive load can trigger the amplier protection. The amplier switches off and will restart after 16 ms resulting in an audio hole. VSTB depends on the current into the STB pin: minimum = (1429 ISTB) + 5.4 V, maximum = (3143 ISTB) + 5.6 V. The times are specied without leakage current. For a leakage current of 10 A on the SVR pin, the delta time is specied. If the capacitor value on the SVR pin changes with 30 %, the specied time will also change with 30 %. The specied times include an Equivalent Series Resistance (ESR) of 15 for the capacitor on the SVR pin. Standard I2C-bus specication: maximum LOW level = 0.3 VDD, minimum HIGH level = 0.7 VDD. To comply with 5 V and 3.3 V logic, the maximal LOW level is dened by VDD = 5 V and the minimum HIGH level by VDD = 3.3 V. For optimum channel separation, supply voltage ripple rejection and common mode rejection ratio, a resistor R ACGND = ----- should 4 be in series with the ACGND capacitor.
[4]
[5]
RS
101
(1)
102
(2) (3)
103 102
101
10 Po (W)
102
TDA8594_2
32 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
001aad122
101
(1)
102
(2) (3)
103 102
101
10 Po (W)
102
30 Po (W) 28
(1)
001aad123
26
24
(2)
22
20 102
101
10 f (kHz)
102
TDA8594_2
33 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
60 Po (W) 50
(1)
001aad124
40
(2)
30 102
101
10 f (kHz)
102
80 Po (W) 60
(1)
001aad125
40
(2) (3)
20
0 5 10 15 VP (V) 20
TDA8594_2
34 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
120 Po (W) 80
(2)
001aad126
(1)
(3)
40
0 5 10 15 VP (V) 20
001aad127
102
(1)
(2)
103 102
101
10 f (kHz)
102
TDA8594_2
35 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
101
001aad128
THD (%)
(1)
102
(2)
103 102
101
10 f (kHz)
102
Fig 24. Total harmonic distortion as a function of frequency in line driver mode
40 SVRR (dB) 50
001aad129
60
70
80
90 102
101
10 f (kHz)
102
TDA8594_2
36 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
90 cs (dB) 80
001aad130
70
60
50 102
101
10 f (kHz)
102
VP = 14.4 V; RL = 4 ; RS = 1 k; Po = 1 W.
50 P (W) 40
001aad730
30
20
10
0 0 10 20 30 Po (W) 40
VP = 14.4 V; RL = 4 ; f = 1 kHz.
TDA8594_2
37 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
100 P (W) 80
001aad731
60
40
20
0 0 20 40 60 Po (W) 80
VP = 14.4 V; RL = 2 ; f = 1 kHz.
TDA8594_2
38 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
SDA 1
SCL 23
VP1 21
VP2 7
ADSEL
26
10 k
10 k
STB 2
I2C-BUS INTERFACE
RS
470 nF
IN1 12
(1) 1.8 nF
MUTE
10 OUT1+
26 dB/ 16 dB
PROTECTION/ DIAGNOSTIC
8 OUT1
RS
470 nF
IN3 16
(1) 1.8 nF
MUTE
18 OUT3+
26 dB/ 16 dB
PROTECTION/ DIAGNOSTIC
20 OUT3
RS
470 nF
IN2 13
(1) 1.8 nF
MUTE
6 OUT2+
26 dB/ 16 dB
PROTECTION/ DIAGNOSTIC
4 OUT2
RS
470 nF
IN4 15
(1) 1.8 nF
MUTE VP
22 OUT4+
26 dB/ 16 dB
PROTECTION/ DIAGNOSTIC
24 OUT4
27 TAB
TDA8594
11 SVR
(2) 22 F
14 SGND
17 ACGND
(3) 2.2 F
9 PGND1
3 PGND2
19 PGND3
25 PGND4
001aad132
For EMC reasons, a 10 nF capacitor (not shown) can be added from each amplier output to ground. (1) For EMC reasons a capacitor of 1.8 nF from the input pin to SGND is advised (optional). (2) The SVR and ACGND capacitors and the RADSEL resistor should rst be connected to SGND before connecting to PGNDn pins. (3) ACGND capacitor value must be close to 4 input capacitor value; 4 470 nF capacitors can be used as an alternative to the 2.2 F capacitor shown.
TDA8594_2
39 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
ACGND
1 F
17
TDA8594
MICROPROCESSOR
1.7 k
0.22 F
100
47 pF
001aad133
Fig 30. Beep input circuit (gain = 0 dB) to apply a microprocessor beep signal to all four ampliers
001aad134
Fig 31. Complex loads for measuring THD in line driver mode
8.5 V 5.6 k
4.7 k
18 k
TDA8594
STB switch
10 k
3.3 V MICROPROCESSOR
001aad131
Fig 32. Circuit for combined mode selection and clip detection functions on pin STB
TDA8594_2
40 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
top
001aad162
Fig 33. PCB layout of test and application circuit; copper layer top
tob
001aad163
Fig 34. PCB layout of test and application circuit; copper layer bottom (top view)
TDA8594_2
41 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
TDA8594/TDA8595
1 F
top
D8 (00) DA (01)
clip 2
DE (11)
10 F
mode on D1
470 nF
diag s. by 12C on Mute off Legacy DZ 8.2 V 10 k 3 4 GND VP 4+ OUT SGND IN 2 1 3+ +1 OUT +2 SCL GND + 5V SDA
001aad164
Fig 35. PCB layout of test and application circuit; components top
tob
220 nF 10 k BC859 2 k 10 k 12 k 51 k 250 4.7 k 18 k 22 k 470 nF 470 nF 4 470 nF TDA3664 220 nF
001aad165
Fig 36. PCB layout of test and application circuit; components bottom (top view)
TDA8594_2
42 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
non-concave x Dh
D Eh
A2
B j E A L3 L4
L 1 Z e1 e bp 27 w M Q m c e2 L2 v M
10 scale
20 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A 19 A2 bp c 0.5 0.3 D(1) d Dh 12 E(1) 15.9 15.5 e 2 e1 1 e2 4 Eh 8 j 3.4 3.1 L 6.8 L2 3.9 3.1 L3 L4 m 4 Q 2.1 1.8 v 0.6 w x Z(1) 1.8 1.2
0.25 0.03
Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT827-1 REFERENCES IEC --JEDEC --JEITA --EUROPEAN PROJECTION
43 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
RDBS27P: plastic rectangular-DIL-bent-SIL (reverse bent) power package; 27 leads (row spacing 2.54 mm)
SOT878-1
non-concave x D Dh
Eh
B j E
A L 1 27 c Z e e1 bp w
M
e2
Q L1
10 scale
20 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A 13.5 A2 4.65 4.35 bp 0.60 0.45 c 0.5 0.3 D (1) 29.2 28.8 d 25.8 25.4 Dh 12 E (1) 15.9 15.5 e 2 e1 1 e2 2.54 Eh 8 j 3.4 3.1 L 3.75 3.15 L1 3.75 3.15 Q 2.1 1.8 v 0.6 w 0.25 x 0.03 Z (1) 1.8 1.2
Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included OUTLINE VERSION SOT878-1 REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE 05-01-11 05-01-26
44 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
16. Mounting
2
27
1
1
2.54
26 2
0.08
Dimensions in mm
sot878-1_fr
Dimensions in mm. Reow soldering is the recommended soldering method. Dimension 1 relates to dimension e1 in Figure 38; dimension 2 relates to dimension e2 in Figure 38.
17. Abbreviations
Table 18. Acronym ACK BCDMOS BTL CMOS DMOS DSP EMC ESR LSB MSB NMOS PMOS PCB POR SOAR SOI Abbreviations Description ACKnowledge not Bipolar CMOS/DMOS Bridge Tied Load Complementary Metal-Oxide Semiconductor Double-diffused Metal-Oxide Semiconductor Digital Signal Processor ElectroMagnetic Compatibility Equivalent Series Resistance Least Signicant Bit Most Signicant Bit Negative-channel Metal-Oxide Semiconductor Positive-channel Metal-Oxide Semiconductor Printed-Circuit Board Power-On Reset Safe Operating ARea Silicon On Insulator
TDA8594_2
45 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Section 2.1 and Section 14: Added device qualication AEC-Q100 qualication. Figure 1 and Figure 29: Changed internal circuit on pin SVR. Figure 32: Value of base-emitter resistor changed to 5.6 k. Table 17, Diagnostic: Symbols and parameters of junction temperature characteristics updated (4). (Old) symbol and parameter IoM = peak current output changed to Ith(o)det(load)AC = AC load detection output threshold current.
20060302
TDA8594_2
46 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
Denition This document contains data from the objective specication for product development. This document contains data from the preliminary specication. This document contains the product specication.
Please consult the most recently issued document before initiating or completing a design. The term short data sheet is explained in section Denitions. The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.
19.2 Denitions
Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales ofce. In case of any inconsistency or conict with the short data sheet, the full data sheet shall prevail.
to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customers own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specied use without further testing or modication. Limiting values Stress above one or more limiting values (as dened in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/prole/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.
19.3 Disclaimers
General Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected
19.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. I2C-bus logo is a trademark of NXP B.V.
TDA8594_2
47 of 48
NXP Semiconductors
TDA8594
I2C-bus controlled 4 50 W power amplier
21. Contents
1 2 2.1 2.2 3 4 5 6 6.1 6.2 7 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.7.1 7.7.2 7.8 7.9 7.10 7.11 7.12 7.13 7.14 7.15 7.16 7.17 8 8.1 8.2 9 10 11 12 13 13.1 14 14.1 15 16 17 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 I2C-bus mode . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Quick reference data . . . . . . . . . . . . . . . . . . . . . 2 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Pinning information . . . . . . . . . . . . . . . . . . . . . . 4 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4 Functional description . . . . . . . . . . . . . . . . . . . 5 Input stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Output stage . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Distortion (clip) detection . . . . . . . . . . . . . . . . . 6 Output protection and short-circuit operation . . 6 SOAR protection. . . . . . . . . . . . . . . . . . . . . . . . 6 Speaker protection . . . . . . . . . . . . . . . . . . . . . . 6 Standby and mute operation. . . . . . . . . . . . . . . 7 Legacy mode (pin ADSEL connected to ground) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 I2C-bus mode . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Start-up and shut-down sequence . . . . . . . . . . 7 Power-on reset and supply voltage spikes . . . 11 Engine start and low voltage operation. . . . . . 11 Overvoltage and load dump protection. . . . . . 14 Thermal pre-warning and thermal protection . 14 Diagnostics . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Offset detection. . . . . . . . . . . . . . . . . . . . . . . . 16 DC load detection . . . . . . . . . . . . . . . . . . . . . . 16 AC load detection . . . . . . . . . . . . . . . . . . . . . . 17 I2C-bus diagnostic readout . . . . . . . . . . . . . . . 18 2 I C-bus specication . . . . . . . . . . . . . . . . . . . . 19 Instruction bytes . . . . . . . . . . . . . . . . . . . . . . . 20 Data bytes. . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 26 Thermal characteristics. . . . . . . . . . . . . . . . . . 27 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . 27 Performance diagrams . . . . . . . . . . . . . . . . . . 32 Application information. . . . . . . . . . . . . . . . . . 39 PCB layout . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Test information . . . . . . . . . . . . . . . . . . . . . . . . 42 Quality information . . . . . . . . . . . . . . . . . . . . . 42 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 43 Mounting. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 45 18 19 19.1 19.2 19.3 19.4 20 21 Revision history . . . . . . . . . . . . . . . . . . . . . . . Legal information . . . . . . . . . . . . . . . . . . . . . . Data sheet status . . . . . . . . . . . . . . . . . . . . . . Denitions . . . . . . . . . . . . . . . . . . . . . . . . . . . Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . Contact information . . . . . . . . . . . . . . . . . . . . Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 47 47 47 47 47 47 48
Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information.
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 11 December 2007 Document identifier: TDA8594_2