Académique Documents
Professionnel Documents
Culture Documents
(1 e
1/f
s
2R
o n
C
)
[1(e
(D)/f
s
2R
o n
C
+e
(1D)/f
s
2R
o n
C
)+e
1/f
s
2R
o n
C
]
(4)
R
eqH(D=0.5)
=
1
f
s
C
(1 + e
1/2f
s
2R
o n
C
)
(1 e
1/2f
s
2R
o n
C
)
(5)
R
eqL
=
1
4
R
eqH
(6)
3332 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 28, NO. 7, JULY 2013
Fig. 4. Main theoretical high-frequency waveforms. (a) Positive half-cycle of
the grid voltage. (b) Negative half-cycle of the grid voltage.
Fig. 5. (a) SCacac converter. (b) Equivalent resistance of SCacac converter
seen through its high side v
H
.
Fig. 6. Normalized equivalent resistance (a) versus f
s
and (b) versus D.
A normalized equivalent resistance is dened by (7) for dif-
ferent duty cycle values and by (8) for a duty cycle of 50%.
These expressions are obtained through manipulation of (4) and
(5), and is dened in (9)
R
eqH
=
R
eqH
8 R
on
=
1
4 f
s
1 e
1/f
s
e
(D)/f
s
+ e
(1D)/f
s
+ e
1/f
s
(7)
R
eqH(D=0.5)
=
R
eqH(D=0.5)
8 R
on
=
1
4 f
s
1 + e
1/2f
s
1 e
1/2f
s
(8)
= 2 R
on
C (9)
R
eqH(D=0.5) min
= limR
eqH(D=0.5)
f
s
= 8 R
on
. (10)
Expression (8) shows the behavior of the normalized equiva-
lent resistance in relation to f
s
(product of switching frequency
and ) when Dis xed (D=0.5), which is presented in Fig. 6(a).
It indicates that an increase in frequency provides a decrease in
R
eqH
. Thus, the equivalent resistance value is lower when the
switching frequency tends to innite (or it is very high) and this
value is dened in (10).
The behavior of the normalized equivalent resistance in re-
lation to the duty cycle can be veried in Fig. 6(b) when f
s
is xed (f
s
= 0.5). The curve was drawn employing (7) and
it demonstrates that the equivalent resistance value is lower at
close to D = 0.5. Therefore, an SC acac converter with a low
equivalent resistance can be obtained through the proper design-
ing of the parameters D, f
s
, and . Consequently, its efciency
will be high.
C. Equivalent Capacitance
The SC C
1
of the proposed acac converter remains con-
nected DT
s
in parallel with C
2
and (1 D)T
s
in parallel with
C
3
in each switching period. This operation works as two equiv-
alent capacitors, one in parallel with C
2
which has a value of
D C
1
and another in parallel with C
3
which has a value of
(1 D) C
1
, as represented in Fig. 7(a). The analysis of this
electrical circuit (considering D = 0.5 and three equal capac-
itors) enables an equivalent capacitance to be found for the
acac converter which, when seen through the high side, is de-
ned in (11) and has the conguration shown in Fig. 7(b). The
ANDERSEN et al.: 1-kW STEP-UP/STEP-DOWN SWITCHED-CAPACITOR ACAC CONVERTER 3333
Fig. 7. (a) Model employed to obtain the equivalent capacitance. (b) Equiva-
lent capacitance of SC acac converter seen through high side v
H
.
same capacitance can be represented by the low side, as given
by (12). The equivalent capacitance allows the reactive power
ow required by the acac converter and its power factor to be
estimated.
C
eqH
=
3
4
C (11)
C
eqL
= 3 C (12)
D. Switching Losses
The converter proposed in Fig. 1 employs bidirectional
switches implemented by MOSFETs. The switching loss in one
MOSFET due to its parasitic capacitance is given by (13), where
C
OSS
is the output capacitance of a MOSFET, f
s
is the switch-
ing frequency, and v
s
is the voltage across the switch that is
shown in Fig. 2(c) and dened by (14). Equation (13) calculates
the power supplied to the MOSFET capacitance in a switching
period. The sum of the supplied power in all switching peri-
ods during one period of input voltage provides the total power
supplied to the MOSFET capacitance, which is given by (15).
As the converter uses eight switches, the total switching losses
due to parasitic capacitances of MOSFETs are expressed by
(16). This equation demonstrates that increasing the switching
frequency of the acac converter also increases the switching
losses
P
sl1S
= E f
s
=
1
2
C
OSS
(v
S
)
2
f
s
(13)
v
S
=
v
H
2
=
V
pk
2
sin () (14)
P
sl1S
=
1
2
C
OSS
f
s
1
2
2
0
V
pk
2
sin () d
=
1
16
C
OSS
f
s
V
2
pk
(15)
P
sl8S
= 8 P
sl1S
=
1
2
C
OSS
f
s
V
2
pk
. (16)
An equivalent resistance that describes the switching losses
of the acac converter on the high side can be obtained from
(17). On substituting (16) into (17), this equivalent resistance is
dependent only on C
oss
and f
s
, as shown by (18). This equivalent
Fig. 8. Equivalent circuit of SC acac converter. (a) Model seen by high
side. (b) Model seen by low side.
resistance can be reected to the low side by (19).
R
slH
=
v
2
H
P
sl8S
(17)
R
slH
=
1
C
OSS
f
s
(18)
R
slL
=
1
4 C
OSS
f
s
. (19)
E. Equivalent Circuit
Based on Sections IV-B, IV-C, and IV-D, an equivalent circuit
for the acac converter is proposed, as presented in Fig. 8.
Its variables can be represented by the high side, as shown in
Fig. 8(a), or by the lowside, as shown in Fig. 8(b). The elements
that compose the equivalent circuit are as follows:
R
slH
or R
slL
: parallel resistance that indicates the switching
loss due to intrinsic capacitances of the MOSFETs;
R
eqH
or R
eqL
: series resistance that indicates conduction
loss in switches and capacitors;
C
eqH
or C
eqL
: parallel capacitance that indicates reactive
power ow required by acac converter.
The study in Sections IV-A and IV-D demonstrated that the
resistances R
eqH
and R
sl
decrease when the switching fre-
quency increases; therefore, the conduction loss decreases and
the switching loss increases. As the total loss of the acac con-
verter is the sum of both losses, there is a range of switching
frequency that minimizes the total loss and, consequently, in-
creases the efciency of the converter.
The analysis of the equivalent circuit allows simple equations
to be found that are employed to examine and design the pro-
posed acac converter. These equations are shown in Table I and
they provide the main information on the acac converter. The
variable f in the equations is the frequency of the input voltage.
V. DESIGN EXAMPLE
A. Specication
After the theoretical analysis, some design specications
were dened with the objective of simulating the converter and
3334 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 28, NO. 7, JULY 2013
TABLE I
EQUIVALENT CIRCUIT EQUATIONS
implementing a prototype. These specications are: P
o
=1000-
W output power; Q
i
0.3P
o
-VAR input reactive power; v
H
=
220-V high-side voltage; v
L
= 110-V low-side voltage; f
i
=
60-Hz frequency of ac voltage; > 95% expected efciency;
and D = 0.5 duty cycle.
The proposed acac converter is designed to operate with low
equivalent resistance. This requires that f
s
0.2 and D
= 0.5
in Fig. 6(a) and (b). Thus, an adequate design sets the duty cycle
at 0.5, calculates the capacitor according to the desired reactive
power, and chooses the switches and the switching frequency
to maintain f
s
higher than 0.2 while still keeping the switch
conduction resistance low (R
on
) and the switching frequency
f
s
achievable in the practical implementation. In the following
sections, the choice of components, the choice of switching
frequency, and an analysis of the results are discussed.
B. Capacitance Calculation
Based on the specication and the equation for the input
reactive power in Table I, the maximum capacitance for C
1
, C
2
,
and C
3
is obtained using
C
2 (0.3 P
o
)
3 v
2
H
f
21.9 F. (20)
Two 10-F/400-V parallel-connected were chosen for each
capacitor (C =20 F). Thus, the expected power factor is 0.969
in full load.
C. Switching Frequency and Choice of Switches
The MOSFETs that implement the bidirectional switches are
chosen with the aim of obtaining the appropriate f
s
and a low
Fig. 9. Efciency versus switching frequency.
conduction resistance. Thus, the MOSFETFQA62N25C, which
has a R
DS(on)
value of 35 m at 25
C (or 60 m at 100
C),
was selected. Its maximum drainsource voltage is 250 V.
The total conduction resistance of a bidirectional switch
(R
on
) is twice the resistance of a MOSFET, and therefore, the
resistance R
on
is 120 m at 100
C.
Applying the values of C and R
on
in the efciency equation
in Table I allows the efciency of the acac converter to be pre-
dicted for the switching frequency selected, as shown in Fig. 9.
This curve demonstrates that the converter is most efcient at
between 80 and 120 kHz. Thus, the switching frequency se-
lected was 100 kHz, as identied in the gure. At this operation
point, the expected efciency is 97.3%.
ANDERSEN et al.: 1-kW STEP-UP/STEP-DOWN SWITCHED-CAPACITOR ACAC CONVERTER 3335
TABLE II
MAIN PARAMETERS OF EQUIVALENT CIRCUIT
TABLE III
DESIGN EXAMPLE RESULTS
D. Equivalent Circuit
The denition of the values of C, R
on
, D, and f
s
allows the
parameters for the equivalent circuit to be calculated, as shown
in Table II.
E. Main Results of Design Example
The expected results for the design example were obtained
by applying the equations in Table I and by simulation of the
proposed acac converter. Both sets of results are shown in
Table III, those obtained from the equations in the rst column
and from the simulation in the second column.
The results in Table III indicate that the specication of the
design example could be extended as it has an expected ef-
ciency of 97.4%. The results also allow it to be estimated that
for this converter the conduction loss is around 24.8 W and the
switching loss is around 4.6 W.
The results in the two columns are very similar, which val-
idate the equations presented in Table I, determined through
an analysis of the proposed equivalent circuit. Therefore, the
equations in Table I and the equivalent circuit can be used in
the study of the proposed acac converter to produce consistent
results.
VI. PROTOTYPE IMPLEMENTATION AND
EXPERIMENTAL RESULTS
After the analysis, design, and simulations, a prototype was
built to verify the operation of the proposed converter in lab-
oratory. The main specications and components used in the
prototype are presented in Table IV. The schematic of the im-
plemented circuit and a photo of the prototype are presented
TABLE IV
MAIN SPECIFICATIONS AND COMPONENTS OF THE PROTOTYPE
in Figs. 10 and 11, respectively. The experiments were carried
out with the converter fed by the electric grid. As the converter
provides a signicant level of power, the input lter needs to be
either an inductive L or an inductive-capacitive LC lter. The
frequency of the current ripple is high (100 kHz), and thus, a
small lter is sufcient to lter the input current. An Llter was
selected in order to employ the line inductance as a lter rather
that add an external inductor. However, an LC lter could be
used, and in cases of high power, this may be a more appropri-
ate choice. An input inductance changes slightly the shape of
the current ripple in capacitors and switches because the high-
frequency component circulates only through C
2
and C
3
. This
difference slightly decreases the efciency of the converter, but
this is not signicant. The line inductance during the test was
around 10 H.
The prototype uses a simple gate drive circuitry. The gate
signals were generated using a UC3525 PWM modulator, two
integrated drivers UCC27424, and two small gate drive trans-
formers with a 1:1:1 turns ratio. A commercial 15-W 12-V
auxiliary power supply was included in the prototype to feed
the ICs and the overall size is much reduced.
First, the prototype was tested for the step-down conguration
and the basic waveforms were acquired. Fig. 12 shows the input
and output voltages in this situation. The output voltage follows
the shape and phase of the grid voltage and the small voltage
drop compared to the ideal value of v
H
/2 is caused by the total
equivalent resistance. Fig. 13 shows the voltage across a switch
and the output voltage; as expected, the low-side voltage is
applied to the switches. This is an advantage of the topology
which allowed the use of low-resistance low-voltage (250 V)
MOSFETs.
The voltages across the capacitors can be seen in Fig. 14. Their
value is around v
H
/2 and the ripple is almost imperceptible
for the chosen parameters. The current through capacitor C
1
is shown in Fig. 15 and its shape is similar to that shown in
Fig. 4.
The input current leads the voltage by approximately 14.4
and has
sinusoidal prole (R = 10 and L = 45 mH). The output
current in Fig. 18 is caused by a single-phase rectier with a
capacitive lter of 300 F, a line inductance of 1.4 mH, and a
resistor of 20 . In both situations, the converter presents normal
operation.
Second, the same procedure was followed for the step-up
conguration. The waveforms acquired for the input and output
voltages shown in Fig. 19, the low-side voltage and the voltage
across a switch shown in Fig. 20, and the capacitor voltages
shown in Fig. 21 are similar to those presented for the step-
down conguration. The only difference is that in this case,
the power source is connected to the low side and the load is
ANDERSEN et al.: 1-kW STEP-UP/STEP-DOWN SWITCHED-CAPACITOR ACAC CONVERTER 3337
Fig. 14. Experimental waveforms: Voltages across capacitors C
1
, C
2
, and
C
3
.
Fig. 15. Experimental waveform: Current through capacitor C
1
(i
C 1
). Scale:
10 A/div. and 2 s/div.
Fig. 16. Experimental waveforms: Input voltage v
H
and input current i
H
.
Fig. 17. Experimental waveforms: Input voltage v
H
, output voltage v
L
, and
output current i
L
for RL load.
Fig. 18. Experimental waveforms: Input voltage v
H
, output voltage v
L
, and
output current i
L
for nonlinear load.
Fig. 19. Experimental waveforms: Input v
L
and output v
H
voltages.
3338 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 28, NO. 7, JULY 2013
Fig. 20. Experimental waveforms: Voltage across switch S
1
and low-side
voltage v
L
.
Fig. 21. Experimental waveforms: Voltages across capacitors C
1
, C
2
, and
C
3
.
connected to the high side. The input current, shown in Fig. 22,
also leads the voltage by around 13.5