Académique Documents
Professionnel Documents
Culture Documents
ALC5610
Datasheet
COPYRIGHT
2009 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced,
transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any
means without the written permission of Realtek Semiconductor Corp.
DISCLAIMER
Realtek provides this document as is, without warranty of any kind. Realtek may make improvements
and/or changes in this document or in the product described in this document at any time. This document
could include technical inaccuracies or typographical errors.
TRADEMARKS
Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document
are trademarks/registered trademarks of their respective owners.
ii
Rev. 1.4
ALC5610
Datasheet
REVISION HISTORY
Revision
1.0
1.1
Release Date
2007/06/07
2007/08/15
1.2
2008/01/11
1.3
1.4
2008/07/23
2009/08/07
Summary
First release
Revised Table 85, page 68.
Added section 9.1.2 Recommended Operating Conditions, page 68.
Revised section 1 General Description, page 1.
Revised Figure 1, page 4.
Revised Figure 2, page 5.
Added note in Table 4, page 9.
Revised Figure 7 to Figure 14, page 15 to 17.
Revised section 7.8.1 Speaker Output, page 24.
Revised section 7.9 Touch Panel Control, page 26.
Revised Table 21, page 36.
Revised Table 32, page 41.
Revised Table 33, page 42.
Revised Table 36, page 45.
Revised Table 86, page 68.
Revised section 10 Application Circuits, page 78.
Revised section 13 Ordering Information, page 84.
Revised section 13 Ordering Information, page 84.
Revised Figure 1 Block Diagram, page 4.
Revised Table 3 Filter/Reference, page 8.
Revised Table 4 Power/Ground, page 9.
Revised Table 88 Analog Performance Characteristics, page 69.
Added section 9.3.8 I2S/PCM Interface Master Mode, page 76.
Added section 9.3.9 I2S/PCM Interface Slave Mode, page 77.
Revised section 11 Mechanical Dimensions, page 79.
Revised Table 98 Ordering Information, page 84.
iii
Rev. 1.4
ALC5610
Datasheet
Table of Contents
1.
2.
FEATURES .........................................................................................................................................................................2
3.
4.
5.
PIN ASSIGNMENTS..........................................................................................................................................................6
5.1.
6.
PIN DESCRIPTIONS.........................................................................................................................................................7
6.1.
6.2.
6.3.
6.4.
7.
iv
Rev. 1.4
ALC5610
Datasheet
7.9.
TOUCH PANEL CONTROL ............................................................................................................................................26
7.10.
AVC CONTROL ..........................................................................................................................................................27
7.11.
HARDWARE SOUND EFFECTS .....................................................................................................................................28
7.11.1.
Equalizer Block................................................................................................................................................28
7.11.2.
Pseudo Stereo and Spatial 3D Sound...............................................................................................................28
7.12.
ODD-ADDRESSED REGISTER ACCESS .........................................................................................................................28
7.13.
POWER MANAGEMENT ...............................................................................................................................................29
7.13.1.
Sleep Mode ......................................................................................................................................................29
7.14.
GPIO AND INTERRUPT ...............................................................................................................................................30
8.
Rev. 1.4
ALC5610
Datasheet
8.43.
8.44.
8.45.
8.46.
8.47.
8.48.
8.49.
8.50.
8.51.
8.52.
8.53.
8.54.
8.55.
8.56.
8.57.
8.58.
8.59.
8.60.
8.61.
8.62.
8.63.
8.64.
8.65.
8.66.
8.67.
8.68.
8.69.
9.
ELECTRICAL CHARACTERISTICS...........................................................................................................................68
9.1.
DC CHARACTERISTICS ...............................................................................................................................................68
9.1.1. Absolute Maximum Ratings ..................................................................................................................................68
9.1.2. Recommended Operating Conditions ...................................................................................................................68
9.1.3. Static Characteristics ...........................................................................................................................................68
9.2.
ANALOG PERFORMANCE CHARACTERISTICS ..............................................................................................................69
9.3.
SIGNAL TIMING ..........................................................................................................................................................72
9.3.1. Cold Reset.............................................................................................................................................................72
9.3.2. Warm Reset...........................................................................................................................................................72
9.3.3. AC-Link Clock Parameters...................................................................................................................................73
9.3.4. AC-Link Data Output and Input Timing ...............................................................................................................73
9.3.5. AC-Link Signal Rise and Fall Timing...................................................................................................................74
9.3.6. AC-Link Low Power Mode Timing .......................................................................................................................75
9.3.7. AC-Link IO Pin Capacitance and Loading ..........................................................................................................75
9.3.8. I2S/PCM Interface Master Mode ..........................................................................................................................76
9.3.9. I2S/PCM Interface Slave Mode.............................................................................................................................77
10.
11.
12.
12.1.
12.2.
13.
vi
Rev. 1.4
ALC5610
Datasheet
List of Tables
TABLE 1.
TABLE 2.
TABLE 3.
TABLE 4.
TABLE 5.
TABLE 6.
TABLE 7.
TABLE 8.
TABLE 9.
TABLE 10.
TABLE 11.
TABLE 12.
TABLE 13.
TABLE 14.
TABLE 15.
TABLE 16.
TABLE 17.
TABLE 18.
TABLE 19.
TABLE 20.
TABLE 21.
TABLE 22.
TABLE 23.
TABLE 24.
TABLE 25.
TABLE 26.
TABLE 27.
TABLE 28.
TABLE 29.
TABLE 30.
TABLE 31.
TABLE 32.
TABLE 33.
TABLE 34.
TABLE 35.
TABLE 36.
TABLE 37.
TABLE 38.
TABLE 39.
TABLE 40.
TABLE 41.
TABLE 42.
TABLE 43.
TABLE 44.
TABLE 45.
TABLE 46.
TABLE 47.
TABLE 48.
TABLE 49.
TABLE 50.
TABLE 51.
TABLE 52.
vii
Rev. 1.4
ALC5610
Datasheet
TABLE 53.
TABLE 54.
TABLE 55.
TABLE 56.
TABLE 57.
TABLE 58.
TABLE 59.
TABLE 60.
TABLE 61.
TABLE 62.
TABLE 63.
TABLE 64.
TABLE 65.
TABLE 66.
TABLE 67.
TABLE 68.
TABLE 69.
TABLE 70.
TABLE 71.
TABLE 72.
TABLE 73.
TABLE 74.
TABLE 75.
TABLE 76.
TABLE 77.
TABLE 78.
TABLE 79.
TABLE 80.
TABLE 81.
TABLE 82.
TABLE 83.
TABLE 84.
TABLE 85.
TABLE 86.
TABLE 87.
TABLE 88.
TABLE 89.
TABLE 90.
TABLE 91.
TABLE 92.
TABLE 93.
TABLE 94.
TABLE 95.
TABLE 96.
TABLE 97.
TABLE 98.
viii
Rev. 1.4
ALC5610
Datasheet
List of Figures
FIGURE 1.
FIGURE 2.
FIGURE 3.
FIGURE 4.
FIGURE 5.
FIGURE 6.
FIGURE 7.
FIGURE 8.
FIGURE 9.
FIGURE 10.
FIGURE 11.
FIGURE 12.
FIGURE 13.
FIGURE 14.
FIGURE 15.
FIGURE 16.
FIGURE 17.
FIGURE 18.
FIGURE 19.
FIGURE 20.
FIGURE 21.
FIGURE 22.
FIGURE 23.
FIGURE 24.
FIGURE 25.
FIGURE 26.
FIGURE 27.
FIGURE 28.
FIGURE 29.
FIGURE 30.
ix
Rev. 1.4
ALC5610
Datasheet
1.
General Description
The ALC5610 is a highly-integrated dual AC'97/PCM interface audio codec with multiple input/output
ports and a 4-wire touch panel controller. The ALC5610 is designed for mobile computing and
communications.
Stereo audio is supported via the AC97 interface, and voice functions via a PCM/I2S interface. To reduce
component count, the device can connect directly to:
Stereo headphone
Multiple analog input and output pins are provided for seamless integration with analog connected
wireless communication devices. Differential input/output connections efficiently reduce noise
interference, providing better sound quality. Class-AB or Class-D amplifiers are easily swapped via
simple register configuration, and the 1.7 Watt speaker removes the need for an additional amplifier,
further cutting both cost and required board area. Additionally, a flexible hardware 5-band equalizer with
configurable gain, bandwidth, and center frequency, and enriches the sound experience.
ALC5610 Digital power operates at supply voltages from 1.8V to 3.6V. Analog power operates from
2.3V to 3.6V, and Speaker power operates from 2.3V to 5V. To extend battery life, each section of the
device can be powered down individually under software control. Leakage current in maximum power
saving state is less than 10A.
The ALC5610 is available in a 7x7mm Green QFN package, making it ideal for use in handheld
portable systems.
Rev. 1.4
ALC5610
Datasheet
2.
Features
Single-chip AC97 Rev 2.2 compatible codec
Supports all WinCE variable rates (8kHz, 11.025kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz,
48kHz)
One analog MONO single-ended or differential input (PHONE and PHONEN input)
Stereo, single-ended MONO, or differential analog microphone inputs, with boost pre-amplifiers
(+20/+30/+40dB)
BTL (Bridge-Tied Load) Max. output with on-chip 1.7W speaker driver (SPKVDD=5V, 8 load,
10% THD+N)
Stereo headphone output with on-chip 45mW headphone driver (HPVDD=3.3V, 16 load)
Integrated 16-bit I2S/PCM interface voice DAC for blue-tooth and other external devices
Internal PLL can receive wide range of clock input (Digital IO power > 1.8V)
Digital power supplies from 1.8V to 3.6V, speaker amplifier power supplies from 2.3V to 5V
Analog power, headphone power, and touch panel power supplies from 2.3V to 3.6V
Rev. 1.4
ALC5610
Datasheet
3.
12-bit resolution AUX_ADC for battery measurement, DNL<1 LSB, INL<2 LSBs
System Applications
PDA Phone/Smartphone
Rev. 1.4
ALC5610
Datasheet
4.
LINE_IN_L
LINE_IN_R
PHONE
PHONEN
Input
Mixer
DACL
ADCL
ADCR
MICBIAS
MICBIAS2
MONO_ OUT
MONO-
MONO_ OUTN
DACR
SRC
VoiceDAC
AVC
MIC1
MIC1N
MIC2
MIC2N
MONO+
Output Mixer
MIC
Boost
EQ /
3D
Control
MICBIAS
VSDAC
VSADC
VBCLK
VSLRCK
45mW HPL
HP_ OUT_L
45mW HPR
HP_ OUT_R
1.7W BTL
SPKL+ /
SPKL-
SPK_ OUT_L
1.7W BTL
SPKR+ /
SPKR-
GPIO / IIS
VREFOUT
AUX4
IRQOUT
RESET#
SYNC
BIT_CLK
SDATA_IN
Figure 1.
Touch Panel
SPK_ OUT_R
SPK_ OUT_RN
X+
XY+
Y-
AUX3
12 bits
ADC
AC - Link Interface
SDATA_OUT
EXTCLK
MCLK
Clock
( PLL)
SPK_ OUT_LN
Block Diagram
Rev. 1.4
Figure 2.
s t e re o d i g i t al
R e g 18[ 14]
R eg 0C [ 14]
R e g10 [6 ]
R e g 1 0[ 1 4]
R e g 0 8[ 1 4]
R e g0 A[ 14]
R e g 18[ 13]
R eg 0C [ 13]
R e g10 [5 ]
R e g 1 0[ 1 3]
R e g0 A[ 13]
L+R
L +R
L+ R
L +R
L +R
S p ea ke r M ix e r
M O N O Mix er
H P Mix er
L /L
L/ R
R e g 1 4[9 ][ 1]
R e g 1 4[8 ][ 0]
L/L
L /R
L/ L
L /L
M ixe r
R eg 3 6 [ 8]
AV C
A D C -L
A D C- R
R e g- 08 [ 7: 0 ]
V ol
M
R e g- 04
Vol
R e g- 02
AB
AB
R e g0 1 C [ 13]
A B/ D
V o ic e to S te r e o D i g it a l p a th
Vol
G ai n
[ 4: 0]
R e g0 12[ 11: 7 ]
A DC r ec or d
Reg 1 C [ 9 : 8 ]
m o no d i gi tal
s te r e o a na l o g
L/R
L/ L
L/ L
L /L
L /R
M
R e g 18[ 15]
V ol
R e g18 [1 2: 8]
V ol
R eg 0C [ 15]
R e g0 C [1 2: 8] [4 : 0]
V oi c e t o St e r eo D i gi t a l pa t h
V o ic e D A C
D A Cs
R e g1 0[ 7]
V ol
R eg 0E[ 4:0 ]
V ol
R e g10 [1 5]
R e g0E [1 2: 8]
R eg 08[ 15]
V ol
V ol
R eg 08[ 1 2:8 ]
R e g0 A[ 15 ]
R eg 0 A [1 2:8] [ 4: 0 ]
R eg 14[ 10] [ 2]
R e g 14[ 13] [ 5]
L /L
L/ R
[ 12 : 11 ]
m on o a n a lo g
V oi c e _ I S / P C M
B o o st
R e g22 [9: 8 ]
B oo st
R eg 22[ 11: 1 0]
E Q /3 D
R e g10 [4 ]
R e g 1 0[ 1 2]
R e g8[ 13 ]
A C9 7/ S lo t 3 /4
M I C2 N
M I C 2P
M I C1 N
M I C 1P
PH O NE N
P HO NE P
L I N E - I N _L / R
L /L
R eg 14[ 14] [ 6]
R eg 14[ 11] [ 3]
R eg 14[ 12 ][ 4]
MO N O_ O UTN
M O NO _ OU T
H P_ O UT _ L/R
S P K _ O U T _ L N /R N
S P K_ O UT _L/ R
A C
9 7/ S lo t 3 / 4
V o i c e_ I S/ P C M
ALC5610
Datasheet
Reg 42 [ 15 ]
Reg 1 C [ 15 : 14 ]
Reg 1 C [ 7 : 6 ]
Rev. 1.4
ALC5610
Datasheet
5.
Pin Assignments
Figure 3.
Pin Assignments
Rev. 1.4
ALC5610
Datasheet
6.
Pin Descriptions
Rev. 1.4
ALC5610
Datasheet
6.3. Filter/Reference
Table 3.
Name
MICBIAS
VREF
Type
O
O
Filter/Reference
Pin Description
Characteristic Definition
28 MIC BIAS Voltage Output
Programmable Analog DC Output with 3mA drive
27 Internal Reference Voltage
4.7F capacitor to analog ground
Total: 2 Pins
Rev. 1.4
ALC5610
Datasheet
6.4. Power/Ground
Table 4. Power/Ground
Description
Characteristic Definition
Digital VDD
1.8V~3.6V (IO)
Digital GND
Digital GND
Digital VDD
1.8V~3.6V (Core)
Analog VDD for Touch Panel
2.3V~3.6V
Analog GND for Touch Panel
Analog VDD
2.3V~3.6V
Analog GND
Analog GND for Speaker Amps
Analog VDD for Speaker Amps
3.0V~5V (for ohm loading)
2.3V~5V (for ohm loading)
HPGND
P
40
Analog GND for Headphone Amps
AGND2
P
42
Analog GND
HPVDD
P
43
Analog VDD for Headphone Amps
2.3V~3.6V
Exposed_GND
P
49
Thermal Pad
Must be Connected to System GND
Total: 14 Pins
Note1: DVDD1 DVDD2, SPKVDD AVDD1, HPVDD AVDD1 DVDD2, TPVDD DVDD2.
Note2: SPDVDD connect 10F Capacitor to SPKGND is required.
Note3: The Thermal pad must be connected to system ground.
Name
DVDD1
DGND1
DGND2
DVDD2
TPVDD
TPGND
AVDD1
AGND1
SPKGND
SPKVDD
Type
P
P
P
P
P
P
P
P
P
P
Pin
1
4
7
9
13
18
25
26
34
38
Rev. 1.4
ALC5610
Datasheet
7.
Functional Description
7.1. Power
The ALC5610 has many power blocks. SPKVDD operates between 2.3V and 5V. HPVDD, TPVDD and
AVDD1 operate between 2.3V and 3.6V. DVDD1 and DVDD2 operate between 1.8V and 3.6V. The
power supply limit conditions are DVDD1DVDD2, SPKVDDAVDD1, HPVDDAVDD1DVDD2,
TPVDDDVDD2, and AVDD1=TPVDD.
Power
Setting
DVDD1
3.3V
AVDD1
3.3V
SPKVDD
4.2V
7.2. Reset
There are 4 types of reset operation: Power-On Reset (POR), Cold, Warm, and Register reset.
Reset Type
POR
Cold Reset
Register Reset
Warm Reset
7.2.1.
When powered on, DVDD2 passes through the VPOR band of the ALC5610 (VPOR_ON ~VPOR_OFF). A
Power-On Reset (POR) will generate an internal reset signal (POR reset LOW) to reset the whole chip.
Table 7.
Symbol
Min
VPOR_ON
1.0
VPOR_OFF
Note: VPOR_OFF must be below VPOR_ON.
10
Unit
V
V
Rev. 1.4
ALC5610
Datasheet
7.3. Clocking
The Stereo_SYSCLK can be selected from MCLK or PLL. This means MCLK is always provided
externally, and the driver should arrange the clock of each block and setup each divider.
The voice codec clock can be selected from MCLK (Master mode), PLL (Master mode), EXTCLK (Slave
mode) or VBCLK (Slave mode). The driver should arrange the clock of each block and setup each
divider.
In master mode of voice I2S/PCM, EXTCLK can be output by setting Extclk_dir=1. The output frequency
will be determined by MCLK and the setting of Extclk_out_sel.
7.3.1.
Phase-Locked Loop
A Phase-Locked Loop (PLL) is used to provide a flexible input clock from 2.048MHz to 40MHz. Typical
choices are 2.048MHz, 4.096MHz, and 13MHz. The source of the PLL can be set to MCLK or MCLK/2
by setting PLL_pre_div.
The ALC5610 SYSCLK frequency is 24.576MHz. If the system cannot provide 24.576MHz to the
ALC5610, the PLL of the ALC5610 can be used to generate a frequency near 24.576MHz. As the PLL
parameter is configured through the AC link, the input clock to the MCLK pin must be between
2.048MHz and 80MHz. After the AC link is connected, the driver must configure the PLL in order to
output a frequency close to the SYSCLK (24.576MHz). The accuracy of audio output frequency will
depend on the accuracy of PLL output.
The PLL transmit formula is:
FOUT = (MCLK * (N+2)) / ((M+2) * (K+2)) {Typical K=2}
MCLK
13
3.6864
2.048
4.096
Table 8.
N
66
78
94
70
FOUT
24.555
24.576
24.576
24.576
After a Cold Reset, PLL related Registers are reset to default values, however, they are not reset to
default values after a soft-reset (write Reg00). Firmware should not power down the PLL when the PLL
output is used as Stereo_SYSCLK.
Note: The ALC5610 will only be enabled after an AC-Link Warm Reset.
11
Rev. 1.4
ALC5610
Datasheet
7.3.2.
AC97 Mode
For the AC-Link controller, the BIT_CLK driven by PLL will only be enabled after a warm reset.
The sampling rate of the stereo ADC and stereo DAC can be configured separately and is controlled by
Reg2C (stereo DAC) and Reg32 (stereo ADC).
7.3.3.
Voice_I2S/PCM Interface
The ALC5610 supports an independent digital interface for Voice Audio. The voice audio digital
interface is used to input digital data to the voice DAC, or output digital data from the voice ADC. The
Voice Audio Digital Interface can be configured to Master mode or Slave mode. Whether in Master mode
or Slave mode, the sample rate of the Voice ADC and Voice DAC is set via Reg64 and Reg66.
In Master mode, the main clock of the Voice_I2S/PCM interface can be input selected from MCLK (with
or without a PLL) or EXTCLK. VBCLK and VSLRCK will be configured as output. DRIVER has to set
each divider (Reg64 & Reg66) to arrange the clock distribution. See section 12 Appendix A: Voice PCM
Interface, page 81 for details.
In Slave mode, the main clock of the Voice_I2S/PCM can be input from MCLK or EXTCLK. VBCLK is
synchronized externally. VBCLK and VSLRCK will be configured as input. The driver has to set each
divider (Reg64 and Reg66) to arrange the clock distribution (see section 12.2 Slave Mode:
(voice_port_sel=1), page 83, for more information.
If VBCLK provides 64Fs, 128Fs, or 256Fs externally, the ACL5610 can use VBCLK input as the main
clock of the Voice_I2S/PCM. See section 12 Appendix A: Voice PCM Interface, page 81 for details.
7.3.4.
Voice ADC
The ALC5610 supports Voice ADC for transmitting voice data to a Bluetooth device. The Voice ADC is
implemented by sharing from the Right Channel of the Stereo ADC (by setting voice_adc_enable).
When voice_adc_enable=0, the L/R channel stereo ADC sample rate is set according to the stereo sample
rate (ADC_SAMPLE_RATE) and output to slots 3 & 4 of the AC97 interface.
When voice_adc_enable=1, the sample rate of the Left channel is set by the stereo sample rate
(ADC_SAMPLE_RATE). The sample rate of the Right channel is set by the voice sample rate (Reg64 &
Reg66). The Left channel ADC data is output to the Left (slot 3) and duplicated to the Right (slot 4) of
the AC97 interface. The Right channel of the Stereo ADC data is then used as a Voice ADC and output
to voice_I2S/PCM.
12
Rev. 1.4
ALC5610
Datasheet
AC-Link
When the ALC5610 takes serial data from the AC97 controller, it samples SDATA_OUT on the falling
edge of BIT_CLK. When the ALC5610 sends serial data to the AC97 controller, it starts to drive
SDATA_IN on the rising edge of BIT_CLK.
The ALC5610 will return any uninstalled bit or register read operations with 0. The ALC5610 also stuffs
an unimplemented slot or bit with 0 in SDATA-IN. Note that AC-Link is MSB-justified.
See the Audio CODEC 97 Component Specification Revision 2.2 for detailed information.
Figure 4.
13
Rev. 1.4
ALC5610
Datasheet
If wakeup control (Reg52 & Reg5E[1]) is enabled during Sleep state, the ALC5610 will assert
SDATA_IN and IRQOUT when interrupted.
SLOT#
TAG
CMD
DATA
PCML
PCMR
TAG
ADDR
DATA
PCML
PCMR
DATA
PCML
PCMR
10
11
12
SYNC
SDATA-OUT
Status
AUX
OR
SDATA-IN
TAG
ADDR
Figure 5.
Status
Pipeline
Application
Processor
AC97 Controller
AC97_RESET_n
AC97
Primary
Codec
nRESET
AC97_SDATA_OUT
SDATA_OUT
SYNC
AC97_SDATA_IN_0
SDATA_IN
AC97_SDATA_IN_1
AC97_BITCLK (12.288 MHz)
BIT_CLOCK
AC97_SYSCLK (Optional)
(24.5 MHz)
Figure 6.
14
Rev. 1.4
ALC5610
Datasheet
7.4.2.
The voice interface can be configured as Master mode or Slave mode. Four audio data formats are
supported:
PCM mode
I2S mode
Figure 7.
Figure 8.
15
Rev. 1.4
ALC5610
Datasheet
Figure 9.
16
Rev. 1.4
ALC5610
Datasheet
17
Rev. 1.4
ALC5610
Datasheet
Figure 15. I2S Signal Link Slave Mode Diagram (ALC5610 is Slave)
Figure 16. I2S Signal Link Master Mode Diagram (ALC5610 is Master)
Table 9.
SYSCLK
12.235MHz
11.346MHz
5.622MHz
4.105MHz
2.811MHz
2.053MHz
18
Rev. 1.4
ALC5610
Datasheet
The stereo ADC is used for recording stereo sound or, by setting voice_adc_enable, can be configured to
MONO PCM ADC (Left channel of stereo ADC) + voice ADC (Right channel of stereo ADC) when
using bluetooth and recording at the same time.
When voice_adc_enabl=0, the sample rate of the stereo ADC can be configured via setting Reg32.
When voice_adc_enabl=1, the sample rate of the voice ADC is set by Reg66, and the sample rate of
the MONO PCM ADC is set by Reg32.
The sample rate of the stereo ADC is independent of the stereo DAC sample rate.
In order to save power, the left and right ADC can be powered down separately by setting Reg3C [6], [7].
PR0=1 will disable both channels of the ADC.
The volume control of the stereo ADC is set via Reg12[11:7][4:0].
7.5.2.
Stereo DAC
7.5.3.
The ALC5610 supports a voice to digital stereo path for voice command through Bluetooth by setting
Reg42[15]=1. The Voice data will be transferred from the voice I2S/PCM to the AC97 directly. This
function is only supported when the Voice and Stereo I2S/PCM are in Master Mode. The driver should set
the same sample rate between the Voice DAC and the stereo ADC.
When a voice to stereo digital path is enabled, the signal from Voice_I2S/PCM is direct output to Left
(slot 3) and is duplicated to Right (slot 4) of the AC97 interface.
The Voice to Stereo Digital Path and Voice ADC functions can exist at the same time.
19
Rev. 1.4
ALC5610
Datasheet
7.5.4.
Voice DAC
The Voice DAC is dedicated to playback of received voice signals from the voice_I2S/PCM interface.
Typically, it is used at an 8kHz sample rate.
In Voice I2S/PCM Master mode, the sample rate is set by the VoDAC clock Divider (Reg64). In addition,
Reg66[7:4][2:0] is used to set the over-sample rate clock divider of the Voice ADC/DAC filter to 64Fs or
128Fs. Reg66[13] must be set according to the over-sample rate clock.
Performance at 128Fs is better than 64Fs, but with higher power consumption. For best performance, the
frequency of the Voice DAC Sigma Delta clock must be equal to, or higher than, the Voice DA filter
over-sampling rate. The volume control of the Voice DAC is set via Reg18[12:8].
7.6. Mixers
The ALC5610 supports four mixers for all audio function requirements:
MONO mixer
Speaker mixer
7.6.1.
Headphone Mixer
The headphone mixer is used to drive stereo output, including HP_OUT_L/R, SPK_OUT_L/R
(SPK_OUT_LN/RN) and MONO_OUT (MONO_OUTN). The output of the headphone mixer can be
input to the ADC record mixer.
The following signals can be mixed into the headphone mixer:
20
Rev. 1.4
ALC5610
Datasheet
7.6.2.
MONO Mixer
7.6.3.
Speaker Mixer
The speaker mixer is the same as the MONO mixer and is used to drive MONO_OUT (MONO_OUTN)
and SPK_OUT_L/R (SPK_OUT_LN/RN). The output of the speaker mixer can be input to the ADC
record mixer. The output of the speaker mixer is two channels with the same signal.
The following signals can be mixed into the speaker mixer:
21
Rev. 1.4
ALC5610
Datasheet
7.6.4.
The ADC record mixer is used to mix analog signals as input to the Stereo ADC for recording. Output of
the ADC record mixer can be input to the headphone mixer, MONO mixer, and speaker mixer.
The following signals can be mixed into the ADC record mixer:
Note: The ADC record mixer can be powered down by setting Reg3C[1][0].
Line_IN_L/R
PHONEP/N
MIC1
MIC2
7.7.1.
Line Input
Line_In_L and Line_In_R provide 2-channel stereo single-ended input that can be mixed into the MONO
mixer, Headphone mixer, Speaker mixer, or the ADC record mixer.
The Line_In_L/R volume and mute are controlled by Reg0A. Reg3E[7:6] can be used to power down
Line_In volume control.
22
Rev. 1.4
ALC5610
Datasheet
7.7.2.
Phone Input
7.7.3.
Microphone Input
MIC1P/N and MIC2P/N provide two-channel stereo differential or single-ended input via Reg10[12], [4],
that can be mixed into the ADC record mixer, or any analog output mixer. MIC1P and MIC2P are main
inputs when differential mode is disabled. MIC1N is pin-shared to AUX3 input.
The ALC5610 Microphone input boost provides 20/30/40dB boost, set by Reg22[11:10] (for MIC1), and
by Reg22[9:8] (for MIC2). The MIC1/2 volume and mute are controlled by Reg0E.
For detailed power management of MIC1/2, Reg3E[3][2] can be used to power down the MIC1/2 volume
control. Reg3E[1][0] can be used to power down MIC1/2 boost.
7.7.4.
MIC1N is pin-shared with AUX3 input of AUX_ADC. MICBIAS2 is pin-shared with AUX4 input of
AUX_ADC. The driver must set the related register as shown in Table 10.
AUX3_micin_
sharing
MIC1N
MIC1N
AUX3
AUX3
23
Reg3A[2]:
pow_mic2_bias
Disable (0b)
Disable (0b)
-
Rev. 1.4
ALC5610
Datasheet
SPK_OUT_L/R
HP_OUT_L/R
MONO_OUT
7.8.1.
Speaker Output
Vmid
Speaker mixer
MONO mixer
Vmid
Speaker mixer
MONO mixer
The ALC5610 speaker supports Class-AB and Class-D type amplifiers (set in Reg1C[13]:spk_out_sel).
As the voltage of SPKVDD is usually higher than AVDD, the driver should set the Class-AB Vmid ratio
in Reg40[5:3], and the Class-D Vmid ratio in Reg40[7:6] in order to extend the output level.
In Class-AB mode, for L+R MONO speaker solutions, SPK_OUT_R can select a different signal source
(SPKR Volume output or SPKL Volume output by Reg1C[14]) but SPK_OUT_RN only outputs SPKR
Volume Negative Output.
The SPK_OUT_L/R volume and mute are controlled by Reg02.
Reg3E[13:12] and Reg3E[9:8] can be used to power down SPK output.
Reg3C[14]: pow_clsab is used to power down Class-AB output.
SPK_OUT_L/R supports the zero-cross detect function (enabled at Reg02[6][14]: sp_l_dezero/
sp_r_dezero).
AC97 Audio Codec + Touch Panel Controller + Voice
PCM Interface
24
Rev. 1.4
ALC5610
Datasheet
7.8.2.
Headphone Output
Vmid
Headphone mixer
7.8.3.
MONO Output
Vmid
Speaker mixer
MONO mixer
25
Rev. 1.4
ALC5610
Datasheet
Continuous Mode
The ALC5610 automatically initializes the measurement at the rate set in Reg74[1:0], and sends the
measured data back to the AC97 Controller. It is strongly recommended that the total measure time of
one measure cycle (Delay time + measure time) not be longer than the measurement frame period
(1/measurement rate).
Polling Mode
In polling mode the AC97 Controller starts each measurement by setting the measure item and writing
Reg76[15] =1. The ALC5610 will clear the Reg76[15] after measurement is complete.
AC97 Audio Codec + Touch Panel Controller + Voice
PCM Interface
26
Rev. 1.4
ALC5610
Datasheet
27
Rev. 1.4
ALC5610
Datasheet
28
Rev. 1.4
ALC5610
Datasheet
Pen-down Detection
Analog to analog path when control registers Reg 3C & 3E are enabled
There are two methods to wake the ALC5610 from Sleep mode
Wake-up from GPIO (configured as Input) and Internal event signal (pen-down, over-temperature)
when the wake-up bit is set at Reg52.
29
Rev. 1.4
ALC5610
Datasheet
The wake-up function will drive SDATA_In high when the AC-Link is in sleep mode, and set
GPIO_INT (Slot12 bit0) when the AC-Link is awake. The wake up function can only be enabled when
Wake-up control (Reg5E[1])=1. The driver can write each bit of Reg54=1 to clear each IRQ status flag.
When VoPCM_En (Reg36[15])=1, GPIOs 1, 3, 4, and 5 will be dedicated as VoDAC_I2S/PCM
interface, regardless of GPIO Pin Configure (Reg4C[5:3,1]). These pin cannot be used as GPIOs in this
case.
GPIO pin2 can be configured and pin-shared with IRQ_Output by setting Reg56.
There are some internal events (pen-down, over-temperature, MICBIAS short detect) where GPIOs can
be an interrupt source. GPIO Internal event application is located in Reg4C, Reg4E, Reg50, Reg52, and
Reg54.
AC97 Audio Codec + Touch Panel Controller + Voice
PCM Interface
30
Rev. 1.4
ALC5610
Datasheet
8.
31
Rev. 1.4
ALC5610
Datasheet
Bits
15
32
Rev. 1.4
ALC5610
Datasheet
Bits
15
33
Rev. 1.4
ALC5610
Datasheet
Bits
15
mic12spk_mute
14
mic12MONO_mute
13
mic1_diff_ctrl
12
Reserved
mic22hp_mute
11:8
7
mic22spk_mute
mic22MONO_mute
mic2_diff_ctrl
Reserved
3:0
34
Rev. 1.4
ALC5610
Datasheet
Bits
15
adc2hp_r_mute
14
adc2MONO_l_mute
13
adc2MONO_r_mute
12
adc_l_vol
11:7
adc_l_dezero
adc_r_dezero
adc_r_vol
4:0
Bits
15
14:8
Reserved
adcrec_r_mute
7
6:0
35
Rev. 1.4
ALC5610
Datasheet
spk_l_out_sel
spk_r_vol_in_sel
Bits
15:14
13
12:11
Reserved
hp_l_in_sel
10
9
hp_r_in_sel
MONO_in_sel
Reserved
clab_amp_source_sel
Reserved
7:6
5
4
3:0
36
Rev. 1.4
ALC5610
Datasheet
mic2_boost_ctrl
Reserved
mic1_bias_voltage_ctrl
mic2_bias_voltage_ctrl
Reserved
mic_bias_threshold
ac_pr6
ac_pr5
ac_pr4
37
Rev. 1.4
ALC5610
Datasheet
Name
ac_pr3
Bits
11
Read/Write
RW
Reset State
1h
ac_pr2
10
RW
1h
ac_pr1
RW
1h
ac_pr0
RW
1h
7:4
3
R
R
0h
0h
analog_mixer_status
0h
dac_status
0h
adc_status
0h
Reserved
vref_status
PR0=1
PR1=1
PR2=1
PR3=1
PR4=1
PR5=1
PR6=1
PR7=1
ADC
PD
PD
PD
PD
-
Description
PR3
0: Normal
1: Power down Mixer (Vref/Vrefout off)
PR2
0: Normal
1: Power down Mixer (Vref/Vrefout are still on)
PR1
0: Normal
1: Power down STEREO DAC
PR0
0: Normal
1: Power down STEREO ADC, and input MUX
Reserved. Read as 0
Vref Status
1: Vref is up to normal level
0: Not yet up to normal level
Analog Mixer Status
1: Ready
0: Not yet ready
DAC Status
1: Ready
0: Not yet ready (Inverse of PR1)
ADC Status
1: Ready
0: Not yet ready (Inverse of PR0)
Table 25. Truth Table for Power Down Mode (PD=Power Down)
DAC
Mixer
Vref
ACLINK
Int CLK
HP-OUT MONO-OUT
PD
PD
PD
PD
PD
PD
PD
PD
PD
PD
PD
PD
PD
PD
-
38
SPK-OUT
PD
Rev. 1.4
ALC5610
Datasheet
Bits
15:1
0
The ALC5610 supports the following PC99/PC2001 design guide sampling rates.
Table 28. PC99/PC2001 Design Guide Sampling Rates
Sampling Rate
FOSR[15:0]
8000
1F40h
11025
2B11h
12000
2EE0
16000
3E80h
22050
5622h
24000
5DC0
32000
7D00h
44100
AC44h
48000
BB80h
When ac_src_en=0 (VRA is disabled), any non-zero value in this register will be forced to BB80h.
39
Rev. 1.4
ALC5610
Datasheet
The ALC5610 supports the following PC99/PC2001 design guide sampling rates.
Table 30. PC99/PC2001 Design Guide Sampling Rates
Sampling Rate
IISR[15:0]
8000
1F40h
11025
2B11h
12000
2EE0
16000
3E80h
22050
5622h
24000
5DC0
32000
7D00h
44100
AC44h
48000
BB80h
40
Rev. 1.4
ALC5610
Datasheet
Name
voice_pcm_mode_sel
Bits
6
Read/Write
RW
Reset State
0h
Reserved
voice_data_len_sel
5:4
3:2
R
RW
0h
0h
voice_data_format_sel
1:0
RW
0h
Description
PCM Mode Select
0: Mode A
1: Mode B
Non PCM Mode Control
0: Normal VSLRCK
1: Invert VSLRCK
Reserved
Data Length Selection
00: 16 bits
01: 20 bits
10: 24 bits
11: 32 bits
Voice Data Format Selection
00: I2S format
01: Right justified
10: Left justified
11: PCM format
depop_hp_outb
pow_zcd
ip_en
Pow_zcd_timo_out_en
Reserved
pow_mic1_bias_det_ctrl
pow_mic2_bias_det_ctrl
pow_mic1_bias
pow_mic2_bias
pow_main_bias
pow_dac_ref
41
Rev. 1.4
ALC5610
Datasheet
pow_dac_l
pow_dac_r
pow_adc_l
pow_adc_r
pow_hp_l
pow_hp_r
pow_spk_mixer
pow_MONO_mixer
pow_adc_rec_l_mixer
pow_adc_rec_r_mixer
42
Rev. 1.4
ALC5610
Datasheet
43
Rev. 1.4
ALC5610
Datasheet
sel_sysclk
Table 35.
Read/
Write
15
RW
Extclk_dir
14
RW
13:10
9:8
RW
RW
spk_ampD_ctrl
7:6
RW
spk_ampAB_ctrl
5:3
RW
Reserved
2:0
RW
Name
Reserved
hp_amp_ctrl
Bits
44
Rev. 1.4
ALC5610
Datasheet
Bits
15
Reserved
se_btl_clsab
14
13
Reserved
pll_pre_div
12:1
0
111: Div 9
pll_m_code
3:0
RW
0h
M[3:0] Code for Analog PLL
0000: Div 2
0001: Div 3
1111: Div 17
Note: The PLL transmit formula is FOUT = (MCLK * (N+2))/((M+2) * (K+2)) {Typical K=2}.
45
Rev. 1.4
ALC5610
Datasheet
FOUT
24.555
24.576
24.576
24.576
Bits
15:14
13
Reserved
over_temp_conf
12
11
mic1_short_det_conf
10
mic2_short_det_conf
Reserved
gpio5_conf
8:6
5
gpio4_conf
gpio3_conf
gpio2_conf
gpio1_conf
Reserved
46
Rev. 1.4
ALC5610
Datasheet
Bits
15:14
13
Reserved
over_temp_sticky_En
12
11
mic1_short_det_sticky_En
10
47
Rev. 1.4
ALC5610
Datasheet
Name
mic2_short_det_sticky_En
Bits
9
Read/Write
RW
Reset State
0h
Reserved
gpio5_sticky_En
8:6
5
R
RW
0h
0h
gpio4_sticky_En
RW
0h
gpio3_sticky_En
RW
0h
gpio2_sticky_En
RW
0h
gpio1_sticky_En
RW
0h
Reserved
0h
Description
MICBIAS2 Short Current Detect Sticky Enable
0: Not sticky
1: Sticky
Reserved. Read as 0
GPIO5 Pin Sticky Enable
0: Not sticky
1: Sticky
GPIO4 Pin Sticky Enable
0: Not sticky
1: Sticky
GPIO3 Pin Sticky Enable
0: Not sticky
1: Sticky
GPIO2 Pin Sticky Enable
0: Not sticky
1: Sticky
GPIO1 Pin Sticky Enable
0: Not sticky
1: Sticky
Reserved. Read as 0
Bits
15:14
13
Reserved
over_temp_wakeup_en
12
11
mic1_short_det_
wakeup_en
mic2_short_det_
wakeup_en
Reserved
gpio5_wakeup_en
10
8:6
5
gpio4_wakeup_en
gpio3_wakeup_en
gpio2_wakeup_en
gpio1_wakeup_en
Reserved
48
Rev. 1.4
ALC5610
Datasheet
Bits
15:14
13
Reserved
over_temp_status
12
11
mic1_short_det_status
10
mic2_short_det_status
Reserved
gpio5_status
8:6
5
gpio4_status
gpio3_status
gpio2_status
gpio1_status
Reserved
Bits
15:3
2
Reserved
1:0
49
1: GPIO enable
Rev. 1.4
ALC5610
Datasheet
50
Rev. 1.4
ALC5610
Datasheet
ovt_MONO_status
ovc_micbias1_status
ovc_micbias2_status
rp_depop_status
rn_depop_status
lp_depop_status
ln_depop_status
ovt_rp_status
ovt_rn_status
ovt_lp_status
ovt_ln_status
51
Rev. 1.4
ALC5610
Datasheet
Bits
15:6
5
gpio4_out_status
gpio3_out_status
gpio2_out_status
gpio1_out_status
Reserved
Bits
15
clsab_amp_sel
14
AVC_target_sel
13:12
thermal_shutdown_en
11
52
Rev. 1.4
ALC5610
Datasheet
Name
reset_pendown_sel
Bits
10
Read/Write
RW
Reset State
0b
Reserved
main_dac_l_mute
9:7
6
RW
RW
0h
0h
main_dac_r_mute
RW
0h
voice_dac_mute
RW
0h
3:2
1
RW
RW
0h
0h
RW
0h
Reserved
gpio_wakeup_ctrl
irqout_inv_ctrl
Description
Reset/Pen-Down Selection
0: Reset Input
1: Pen-down Output
Note: Output Reg78[15] status as pen-down signal
when Reset_Pendown_sel=1.
Sequence:
1. Set the GPIO of the controller as output and set the
ALC5610 as Reset_Input.
2. After Reset, Set the GPIO of the controller as Input
and set the ALC5610 as Pendown_Output.
3. Enable the GPIO of the controller to receive INT.
4. After the controller Received INT, the controller
disables INT and starts to check AUXADC.
5. Pen-up will be reported by Reg78[15].
Reserved
Mute Main DAC Left Input
0: On
1: Mute (-dB)
Mute Main DAC Right Input
0: On
1: Mute (-dB)
Mute Voice DAC Input
0: On
1: Mute (-dB)
Reserved
GPIO wakeup Control
0: Disable
1: Enable
IRQOUT Inverter Control
0: Normal
1: Invert
The Jack-insert-detect pull-up resistor is implemented via an external circuit (see Figure 23).
53
Rev. 1.4
ALC5610
Datasheet
1101b: 14
1110b: 15
1111b: 16
Reserved
3
R
0b
Reserved
I2s_sclk_voice_master_sel_2
2:0
RW
0h
I2S Bit-Clock Voice Master Select 2
000b: 2
001b: 4
010b: 8
011b: 16
100b: 32
Others: Reserved
Note: The driver must determine the Voice AD/DA filter clock, and select the filter by setting Voice_64osr (see Table 50).
54
Rev. 1.4
ALC5610
Datasheet
sel_clk_filter
voice_64osr
Reserved
clk_filter_master_sel_1
Reserved
clk_filter_master_sel_2
1101b: 14
1110b: 15
1111b: 16
3
R
0h
Reserved
2:0
RW
0h
Clock Filter Master Select 2
000b: 2
001b: 4
010b: 8
011b: 16
100b: 32
Others: Reserved
55
Rev. 1.4
ALC5610
Datasheet
12
RW
0h
56
Rev. 1.4
ALC5610
Datasheet
Bits
15:7
6:0
Bits
15:0
Bits
15:5
4
eq_bpf3_status
eq_bpf2_status
eq_bpf1_status
eq_lpf_status
57
Rev. 1.4
ALC5610
Datasheet
Type
RW
Function
2s complement in 3.13 format (The range is from 4~3.99, the Ho should be in -4 ~ 3.99)
Type
RW
Type
RW
58
Rev. 1.4
ALC5610
Datasheet
Type
RW
Type
RW
Type
RW
Type
RW
Function
2s complement in 3.13 format (The range is from 4~3.99, the Ho should be in -4 ~ 3.99)
59
Rev. 1.4
ALC5610
Datasheet
Type
RW
Type
RW
Type
RW
Type
RW
Type
RW
60
Rev. 1.4
ALC5610
Datasheet
Type
RW
Function
Reserved
7-Bit Volume Unsigned Ratio EQIn-VOL-LR
00b: 0dB
01b: -6dB
10b: -12dB
11b: -18dB
Type
RW
61
011b: 6dB
111b: 18dB
Rev. 1.4
ALC5610
Datasheet
Type
RW
14:8
7:3
RW
2:1
0
RW
Type
RW
Type
RW
62
Rev. 1.4
ALC5610
Datasheet
Type
RW
Type
RW
Type
RW
14:0
RW
Function
Pad Drive Capability
0b: Weak drive
1b: Strong drive
Reserved
63
Rev. 1.4
ALC5610
Datasheet
64
Rev. 1.4
ALC5610
Datasheet
Bits
15:14
pressure_source_
current
13:10
Reserved
tp_adc_delay_sel
9
8:7
slot_readback_En
tp_slot_sel
tp_clk_div
4:2
conversion_rate_sel
1:0
1111b: 375A
RW
0h
Reserved
RW
1h
Touch Panel ADC Measure Delay After Switch Matrix
Setting Change (1 Frame =20.8s)
00: 4 frame
01: 8 frame (Default)
10: 16 frame
11: 32 frame
RW
0b
Slot Readback Enable
(Control for continuous and polling mode)
0b: Disable
1b: Enable
RW
0h
AC97 Slot Select
0: Slot 5
1: Slot 6
RW
3h
AUX ADC Clock Divider
000~010: Reserved
011: 64 (Default)
100: 80
101: 96
110: 112
111: 128
RW
0h
Conversion Rate Select for No Delay Setting
00: 93.75Hz (512 frames)
01: 124.67Hz (384 frames)
10: 187.5Hz (256 frames)
11: 374Hz (128 frames)
65
Rev. 1.4
ALC5610
Datasheet
Bits
15
tp_adc_mode_sel
14
pd_pullup_resistor_sel
AUX_measure_en
Reserved
pressure_measure_en
13:8
6:4
3
y_measure_en
x_measure_en
AUX_measure_sel
111111: 64Kohm
RW
0h
AUX Measurement
0: Disable
1: Enable
R
0h
Reserved
RW
0h
Pressure Measurement
0: Disable
1: Enable
RW
0h
Y Co-Ordinate Measurement
0: Disable
1: Enable
RW
0h
X Co-Ordinate Measurement
0: Disable
1: Enable
RW
0h
AUX3/AUX4 Measure Selection
0: AUX4
1: AUX3
66
Rev. 1.4
ALC5610
Datasheet
Bits
15
pipe_adc_source
14:12
pipe_adc_rpt
11:0
Bits
15:0
Bits
15:8
7:0
67
Rev. 1.4
ALC5610
Datasheet
9.
Electrical Characteristics
9.1. DC Characteristics
9.1.1.
9.1.2.
Max
Units
3.63
3.63
3.63
3.63
3.63
71
+85
+125
V
V
V
V
V
V
o
C
o
C
9.1.3.
Static Characteristics
68
Typ
22
10
50
100
Max
0.35DVDD
0.1DVDD
1
1
75
105
Units
V
V
V
V
A
A
mA
mA
K
%
Rev. 1.4
ALC5610
Datasheet
69
Max
Units
Vrms
Vrms
Vrms
Vrms
Vrms
Vrms
Vrms
dB
dB
dB
dB
dB
dB
22
-
dB
dB
dB
K
K
K
K
12.8
16
19.2
25.6
32
38.4
2
2
1
0.3
0.4
25
75
mW
mW
Rev. 1.4
ALC5610
Datasheet
Parameter
MONO_OUT Amplifier Quiescent Current (32 Load)/CH
MONO_OUT Amplifier Efficiency (fIN=1kHz, 32 Load)
Single-Ended Mode (Output Power=25mW)
BTL Mode (Output Power=75mW)
MONO_OUT Amplifier THD+N
Single-Ended Mode (10K Load)
Output Power=0.1mW
BTL Mode (10K Load)
Output Power=0.1mW
MONO_OUT Amplifier PSRR
Headphone Amplifier Output Power (32 Load)
Headphone Amplifier Quiescent Current (32 Load)
Headphone Amplifier Efficiency
(fIN=1kHz, 32 Load, Output Power=25mW)
Headphone Amplifier THD+N (32 Load)
Output Power=20mW
Output Power=25mW
Headphone Amplifier PSRR
Class-D BTL Speaker Amplifier Output Power
(SPKVDD=5V with 8 Load, 1% THD+N)
(SPKVDD=5V with 8 Load, 10% THD+N)
(SPKVDD=5V with 4 Load, 1% THD+N)
(SPKVDD=5V with 4 Load, 10% THD+N)
Class-D BTL Speaker Amplifier Output Power
(SPKVDD=4.2V with 8 Load, 1% THD+N)
(SPKVDD=4.2V with 8 Load, 10% THD+N)
(SPKVDD=4.2V with 4 Load, 1% THD+N)
(SPKVDD=4.2V with 4 Load, 10% THD+N)
BTL Speaker Amplifier Quiescent Current
(8 Load, SPKVDD=3.7V)
Class-AB_Strong
Class-D
BTL Speaker Amplifier Efficiency
(fIN=1kHz, 8 Load, Output Power=700mW)
Class-AB
Class-D
BTL Speaker Amplifier THD + N (8 Load, SPKVDD=5V)
Class-AB_Strong
Output Power=350mW
Output Power=600mW
Class-D
Output Power=350mW
Output Power=600mW
AC97 Audio Codec + Touch Panel Controller + Voice
PCM Interface
70
Min
-
Typ
700
Max
-
Units
A
50
50
%
%
0.01
0.01
50
60
700
-
31.25
-
dB
mW
A
%
-70
-70
68
dB
dB
dB
1
1.2
1.4
1.7
W
W
W
W
0.7
0.9
1
1.2
W
W
W
W
7
4
mA
mA
50
-
82
%
%
-70
-70
dB
dB
-70
-60
dB
dB
Rev. 1.4
ALC5610
Datasheet
Parameter
Min
Typ
Max
Units
BTL Speaker Amplifier THD + N
-85
dB
Class-AB_Weak (10K/50pF Load)
BTL Speaker Amplifier SNR (A-Weighted)
90
dB
Class-AB_Weak (10K/50pF Load)
BTL Speaker Amplifier PSRR
65
dB
7.4
mA
Quiescent Playback Current (DAC to HP_OUT with 16 Load)
11.3
mA
Quiescent Record Current (LINE_IN to ADC)
Power Down Current
IDDA (Analog Block)
10
A
IDDD (Digital Block)
1
A
MICBIAS1 Output Voltage
0.75*AVDD Setting
2.475
V
0.9*AVDD Setting
2.97
V
MICBIAS1 and MICBIAS2 Drive Current
16
mA
MICBIAS2 Output Voltage
0.75*AVDD Setting
2.475
V
0.9*AVDD Setting
2.97
V
Vref Pull Up Resistor
50
K
Note: Standard test conditions:
Tambient = 25C, DVDD = AVDD = HPVDD=3.3V, SPKVDD = 4.2V.
1kHz input sine wave; PCM Sampling frequency = 48kHz; 0dB = 1Vrms, Test bench Characterization BW: 10Hz~22kHz,
0dB attenuation; EQ and 3D disabled.
71
Rev. 1.4
ALC5610
Datasheet
Cold Reset
9.3.2.
Typ
-
Max
25
-
Units
s
ns
ns
Warm Reset
T sync2clk
T sync_high
SYNC
BIT_CLK
Figure 25. Warm Reset Timing
72
Max
400
Units
s
s
Rev. 1.4
ALC5610
Datasheet
9.3.3.
9.3.4.
Typ
12.288
81.4
40.7
40.7
48.0
20.8
1.3
19.5
Max
750
45
45
-
Units
MHz
ns
ps
ns
ns
kHz
s
s
s
73
Units
ns
Units
ns
ns
Units
ns
ns
Rev. 1.4
ALC5610
Datasheet
9.3.5.
74
Max
6
6
6
6
6
6
6
6
Units
ns
ns
ns
ns
ns
ns
ns
ns
Rev. 1.4
ALC5610
Datasheet
9.3.6.
9.3.7.
Max
1.0
Units
s
75
Units
pF
pF
pF
Rev. 1.4
ALC5610
Datasheet
9.3.8.
Parameter
LRCK Output to BCLK Delay
Data Output to BCLK Delay
Data Input Setup Time
Data Input Hold Time
76
Max
30
30
-
Units
ns
ns
ns
ns
Rev. 1.4
ALC5610
Datasheet
9.3.9.
Parameter
BCLK High Pulse Width
BCLK Low Pulse Width
LRCK Input Setup Time
Data Output to BCLK Delay
Data Input Setup Time
Data Input Hold Time
77
Max
30
-
Units
ns
ns
ns
ns
ns
ns
Rev. 1.4
ALC5610
Datasheet
AVDD
TPVDD1
SPKVDD
HPVDD1
AVDD
SPKVDD1
DVDD
AVDD1
DVDD
DVDD2
DVDD1
C48
C3
C8
C9
C14
C15
C1
C2
C6
C7
C12
C13
10u
0.1u
0.1u
10u
0.1u
10u
10u
0.1u
10u
0.1u
10u
0.1u
BTL Output
AVDD
DVDD
AVDD
OSC 24.576MHz
R1
R2
2
3
AC97_EXTCLK
AC97_BITCLK
BITCLK
6
8
AC97_SDIN
AC97_SDOUT
AC97_SYNC
AC97_RESET
R5
AC97_AUX3
R3
SYNC
10
R4
RESET
11
AC97_MIC1N
29
AC97_MIC2P
30
AC97_MIC2N
HPVDD1
SPKVDD1
MONO_DIFF_OUT
MONON_DIFF_OUT
C4
100P
MONO_OUT
MCLK
MONO_OUTN
EXTCLK
BIT_CLK
HP_OUT_L
SDATA_IN
HP_OUT_R
31
SPK_OUT_L
RESET_
SPK_OUT_LN
MIC1P
32
AC97_MONO_OUTN
39
AC97_HP_OUT_R
BEAD
SPKL_CON
C16
35
AC97_SPK_OUT_L
33
100P
36
AC97_SPK_OUT_R
37
AC97_SPK_OUT_RN
MIC2P
FB6
AC97_SPK_OUT_RN
28
BEAD
SPKR_CON
AC97_MIC_BIAS1
27
C18
0.01u
0.01u
0.01u
12
GPIO5BARVSADC
Single_End Output
AC97_VBCLK
46
AC97_VSLRCK
47
AC97_VSDAC
48
AVDD
AC97_VSADC
R6
100k
AUX4
R10
AC97_GPIO2
44
SPKGND
0.01u
GPIO4BARVSDAC
YMINUS
HPGND
C28
XMINUS
45
RGND1 NC
AC97_HP_OUT_R
RGND2
34
C27
GPIO3BARVSLRCK
40
C26
GPIO1BARVBCLK
YPLUS
DGND1
C25
GPIO2BARIRQOUT
LINE_IN_R
XPLUS
TPGND
17
AC97_YN
4.7u
LINE_IN_L
18
16
AC97_XN
C19
100P
C22
0.1u
PHONEN
DGND2
15
PHONEP
AGND2
14
AC97_YP
C21
AGND1
AC97_LINER
AC97_XP
SPK_OUT_R
J3
BEAD
AC97_SPK_OUT_R
MICBIAS
MIC2N
42
24
C17
100P
AC97_SPK_OUT_LN
FB7
26
23
AC97_LINEL
SPK_OUT_L
J2
BEAD
FB5
AC97_SPK_OUT_L
MIC1N
20
AC97_PHONEN
PESD5V0S2BT
FB4
AC97_SPK_OUT_LN
AC97_HP_OUT_L
41
100P
AC97_PHONEP
100P
AC97_MONO_OUT
ALC5610
VREF
19
C5
SDATA_OUT
SYNC
SPK_OUT_R
22
BEAD
MONO_CON
SPK_OUT_RN
21
BEAD
FB2
AC97_MONO_OUTN
D1
AC97_MIC1P
AC97_MONO_OUT
38
HPVDD
DVDD2
SPKVDD
43
AVDD1
13
TPVDD
U2-1
25
DVDD1
DVDD1
U1
0.1u
10u
AVDD1
C11
+C10
DVDD2
BEAD
TPVDD1
FB3
J1
FB1
AVDD
SPKVDD
DVDD
DVDD
AC97_AUX4
C23
FB8
220u
C24
BEAD
FB9
AC97_HP_OUT_L
BEAD
0
220u
AC97_MIC_BIAS2
D2
R7
4.7k
AGND
DGND
R8
4.7k
HP_OUT1
1
2
3
4
5
BEAD
C29
C30
100P
100P
Front
R9
10K
PESD5V0S2BT
AC97_VSADC
C49
0.1u
C34
BITCLK
22p
C35
DVDD
SYNC
RESET1
POR1
RESET2
RESET
10k/NC
22p
Single_End Input
300/NC
C36
C37
RESET
0.1u
R13
R11
AC97_MIC_BIAS2
22p
5.6k
C32
AC97_MIC2P
R12
1u
AC97_MIC_BIAS1
5.6k
C20
680
4.7u
BTL Input
R14
C31
J5
FB10
BEAD
680
D3
AC97_PHONEP
AC97_PHONEN
C42
PHONEP_DIFF_IN
BEAD
FB15
PHONEN_DIFF_IN
BEAD
PHONE_CON
D5
C44
C45
100P
100P
AC97_MIC1P
AC97_MIC1N
1u
C43
1u
MIC_SIG_IN
100P
J6
FB14
PESD5V0S1BA
BEAD
FB16
AC97_LINER
BEAD
MIC1_CON
R15
680
PESD5V0S2BT
MIC2_CON
C33
4.7u
J4
FB13
D6
C46
C47
100P
100P
MIC_DIFF_IN
C38
FB11
1u
C39
BEAD
FB12
AC97_LINEL
1u
BEAD
LINE_IN1
C40
C41
100P
100P
1
2
3
4
5
D4
PESD5V0S2BT
PESD5V0S2BT
78
Rev. 1.4
ALC5610
Datasheet
79
Rev. 1.4
ALC5610
Datasheet
Symbol
Dimension in mm
Dimension in inch
Min
Nom
Max
Min
Nom
Max
0.75
0.85
1.00
0.030
0.034
0.039
A1
0.00
0.02
0.05
0.000
0.001
0.002
A2
0.55
0.65
0.80
0.022
0.026
0.032
A3
0.20REF
0.008REF
0.18
0.25
0.30
0.007
0.010
0.012
0.6
0.024
D/E
7.00BSC
0.276BSC
D1/E1
6.75BSC
0.266BSC
D2/E2
4.80
5.05
5.30
0.189
0.50BSC
0.199
0.209
0.020BSC
0.30
0.40
0.50
0.012
0.016
0.020
0.2
0.008
0o
14o
0o
14o
aaa
0.15
0.006
bbb
0.10
0.004
ccc
0.10
0.004
ddd
0.05
0.002
eee
0.08
0.003
0.004
fff
0.10
Note 1: CONTROLLING DIMENSION: MILLIMETER (mm).
Note 2: REFERENCE DOCUMENT: JEDEC MO-220.
80
Rev. 1.4
ALC5610
Datasheet
81
Rev. 1.4
ALC5610
Datasheet
82
Rev. 1.4
ALC5610
Datasheet
83
Rev. 1.4
ALC5610
Datasheet
Status
MP
MP
84
Rev. 1.4