Jamoisy M.

Peligr

IX-Curie

Mrs. Paler

10/10/14

REFERENCE
1. K. K. Bhuwalka , S. Sedlmaier , A. K. Ludsteck , C. Toksdorf , J. Schulz and I.
Eisele "Vertical tunnel field effect transistor", IEEE Trans. Electron Devices, vol.
51, no. 2, pp.279 -282 2004
2. S. Mookerjea , R. Krishnan , S. Datta and V. Narayanan "On enhanced Miller
capacitance effect in interband tunnel transistors", IEEE Electron Device Lett., vol.
30, no. 10, pp.1102 -1104 2009
3. S. Mookerjea , R. Krishnan , S. Datta and V. Narayanan "Effective capacitance and
drive current for tunnel-FET (TFET) $CV/I$ estimation", IEEE Trans. Electron
Devices, vol. 56, no. 9, pp.2092 -2098 2009
4. TCAD Sentaurus Device Manual, 2007
5. S. O. Koswatta and M. S. Lundstrom "Influence of phonon scattering on performance of
p-i-n band-to-band tunneling transistor", Appl. Phys. Lett., vol. 92, no. 4, pp.043125
2008
6. Y. Yoon and S. Salahuddin Non-Linear Temperature Dependence in Graphene
Nanoribbon Tunneling Transistors, 2009
7. S. Mookerjea , D. Mohata , R. Krishnan , J. Singh , A. Vallett , A. Ali , T. Mayer , V.
Narayanan , D. Schlom , A. Liu and S. Datta "Experimental demonstration of 100 nm
channel length$\hbox{In}_{0.53} \hbox{Ga}_{0.47}\hbox{As}$-based vertical inter-band
tunnel field effect transistors (TFETs) for ultra low-power logic and SRAM
applications", IEDM Tech. Dig., pp.949 -951 2009
8. A. G. Chynoweth , W. L. Feldmann and R. A. Logan "Excess tunnel current in silicon
Esaki junctions", Phys. Rev., vol. 121, no. 3, pp.684 -694 1961
9. R.-M. Lin , S.-F. Tang , S.-C. Lee , C.-H. Kuan , G.-S. Chen , T.-P. Sun and J.-C.
Wu "Room temperature unpassivated InAs p-i-n photodetectors grown by molecular
beam epitaxy", IEEE Trans. Electron Devices, vol. 44, no. 2, pp.209 -213 1997
10. S. M. Sze Physics of Semiconductor Devices, pp.402 -403 1981 :Wiley
11. E. Zielinski , H. Schweizer , K. Streuber , H. Eisele and G. Weimann "Excitonic
transitions and exciton damping processes in InGaAs/InP", J. Appl. Phys., vol. 56, no.
6, pp.2196 -2204 1986

12. Bernstein, K., Cavin, R. K., Porod, W., Seabaugh A. C. & Welser, J. Device and
architectures outlook for beyond CMOS switches. Proc. IEEE 98, 21692184 (2010).
13. Seabaugh, A. C. & Zhang, Q. Low voltage tunnel transistors for beyond CMOS
logic. Proc. IEEE 98, 20952110 (2010).
14. Kim, D. et al. Heterojunction tunneling transistor (HETT)-based extremely low power
applications. Proc. Int. Symp. Low Power Electron. Design 219224 (IEEE/ACM, 2009).
15. Fiori, G. & Iannaccone, G. Ultralow-voltage bilayer graphene tunnel FET. IEEE Electron
Device Lett. 30, 10961098 (2009).
16. Schmid, H. et al. Fabrication of vertical InAsSi heterojunction tunnel field effect
transistors.IEEE Proc. Device Res. Conf. 181182 (2011).
17. Bjrk, M. T. et al. SiInAs heterojunction Esaki tunnel diodes with high current
densities.Appl. Phys. Lett. 97, 163501 (2010).
18. Mookerjea, S., Mohata, D., Mayer, T., Narayanan V. & Datta, S. Temperaturedependent characteristics of a vertical tunnel FET. IEEE Electron Device Lett. 31, 564
566 (2010).
19. Zhao, H. et al. InGaAs tunneling field-effect transistors with atomic-layer-deposited gate
oxides. IEEE Trans. Electron Devices 58, 29902995 (2011).
20. Le Royer, C. & Mayer, F. Exhaustive experimental study of tunnel field effect transistors
(TFETs): from materials to architecture. Proc. 10th Int. Conf. Ultimate Integration
Silicon5356 (IEEE, 2009).
21. Boucart, K. Simulation of a Double Gate Silicon Tunnel FET with a High- Dielectric.
PhD thesis, Ecole Polytechnoique Fdrale de Lausanne (2009).
22. Knoch, J. Optimizing tunnel FET performanceimpact of device structure, transistor
dimensions and choice of material. Int. Symp. VLSI-TSA 4546 (IEEE, 2009).
23. Luisier, M. & Klimeck, G. Simulation of nanowire tunneling transistors: from the
WentzelKramersBrillouin approximation to full-band phonon-assisted tunneling. J.
Appl. Phys. 107,084507 (2010).
24. Hu, C. et al. Prospect of tunneling green transistor for 0.1 V CMOS. IEEE Int. Electron
Devices Meet. 16.1.116.1.4 (IEEE, 2010).
25. Moselund, K. E. et al. Comparison of VLS grown Si NW tunnel FETs with different gate
stacks. Proc. Eur. Solid State Device Res. Conf. 448451 (IEEE, 2009).