Active Ladder Type Filters

EE247
Lecture 4
Active ladder type filters
For simplicity, will start with all pole ladder type filters
Convert to integrator based form- example shown
Then will attend to high order ladder type filters

incorporating zeros
Implement the same 7th order elliptic filter in the form of
ladder RLC with zeros
Find level of sensitivity to component mismatch
Compare with cascade of biquads
Convert to integrator based form utilizing SFG techniques
Effect of integrator non-Idealities on filter frequency

characteristics
EECS 247
Lecture 4: Active Filters
2008 H.K. Page 1
RLC Ladder Filters

Example: 5th Order Lowpass Filter
Vin
C1
Vo
L4
L2
Rs
C3
C5
RL
Made of resistors, inductors, and capacitors

Doubly terminated or singly terminated (with or w/o RL)
Doubly terminated LC ladder filters Lowest sensitivity to
component mismatch
EECS 247
2008 H.K. Page 2
LC Ladder Filters
Rs
Vin
Vo
L4
L2
C1
C5
C3
RL
First step in the design process is to find values for Ls and Cs

based on specifications:
Filter graphs & tables found in:
A. Zverev, Handbook of filter synthesis, Wiley, 1967.
A. B. Williams and F. J. Taylor, Electronic filter design, 3rd edition, McGrawHill, 1995.
CAD tools
Matlab
Spice
EECS 247
2008 H.K. Page 3
LC Ladder Filter Design Example

Design a LPF with maximally flat passband:
f-3dB = 10MHz, fstop = 20MHz
fstop / f-3dB = 2
Rs >27dB
-3dB
Minimum Filter Order

F5th order Butterworth
EECS 247
Stopband Attenuation
Find minimum filter order

:
Here standard graphs
from filter books are
used
Passband Attenuation
Rs >27dB @ fstop
Maximally flat passband Butterworth
-30dB
1
rmalized
From: Williams and Taylor, p. 2-37
2008 H.K. Page 4

Find values for L & C from Table:
Note L &C values normalized to
-3dB =1
Denormalization:
Multiply all LNorm, CNorm by:
Lr = R/ -3dB
Cr = 1/(RX -3dB )
R is the value of the source and
termination resistor
(choose both 1 for now)
Then: L= Lr xLNorm
C= Cr xCNorm
EECS 247
From: Williams and Taylor, p. 11.3
2008 H.K. Page 5

Find values for L & C from Table:
Normalized values:
C1Norm =C5Norm =0.618
C3Norm = 2.0
L2Norm = L4Norm =1.618
Denormalization:
Since -3dB =2x10MHz
Lr = R/-3dB = 15.9 nH
Cr = 1/(RX-3dB )= 15.9 nF
R =1
FC1=C5=9.836nF, C3=31.83nF
FL2=L4=25.75nH
EECS 247
From: Williams and Taylor, p. 11.3

2008 H.K. Page 6
Last Lecture:
Example: 5th Order Butterworth Filter
L4=25.75nH
L2=25.75nH
Vo
Rs=1
Vin
C3
31.83nF
C1
9.836nF
SPICE simulation Results
fstop = 20MHz
Rs >27dB
Used filter tables to obtain
Ls & Cs
Magnitude (dB)
0
-5
-10
Specifications:
f-3dB = 10MHz,
RL=1
C5
9.836nF
-20
30dB
-6 dB passband
attenuation
due to double
termination
-30
-40
-50
0
10
20
30
Frequency [MHz]
EECS 247
2008 H.K. Page 7
Low-Pass RLC Ladder Filter

Conversion to Integrator Based Active Filter
Vin
+ V3
+ V1 V2
Rs I 1
I2
L2
+ V5
V4
I3
C1
I4
L4
C3
V6
Vo
I5
I6
C5
RL
I7
To convert RLC ladder prototype to integrator based filer:

Use Signal Flowgraph technique
9Name currents and voltages for all components
9Use KCL & KVL to derive equations
9Make sure reactive elements expressed as 1/s term
V(C ) =f(I) & I(L)=f(V)
9Use state-space description to derive the SFG
9Modify & simply the SFG for implementation with
integrators e.g. convert all current nodes to voltage
EECS 247
2008 H.K. Page 8

Conversion to Integrator Based Active Filter
Vin
+ V3
+ V1 V2
Rs I 1
I3
V6
C3
I4
Vo
I5
L4
C1
I2
+ V5
V4
L2
C5
I6
RL
I7
Use KCL & KVL to derive equations:

I
V1 = Vin V2 , V2 = 2
sC1
I
V4 = 4
, V5 = V4 V6
sC3
V
I1 = 1
Rs
, I 2 = I1 I 3
I4 = I3 I5
, I5 =
EECS 247
, V3 = V2 V4
, V6 =
V5
sL4
I6
Vo =V6
sC5
V3
I3 =
I 6 = I 5 I7
sL2
V
I7 = 6
RL
2008 H.K. Page 9

Signal Flowgraph
I
V1 = Vin V2 , V2 = 2
sC1
I
V4 = 4
, V5 = V4 V6
sC3
Vin
V
I1 = 1
Rs
, I 2 = I1 I 3
I4 = I3 I5
, I5 =
1 V1
1
Rs
I1
EECS 247
V2
V5
sL4
V3
, V3 = V2 V4
, V6 =
I 6 = I 5 I7
V4
1
sC3
I4
SFG
sL2
s L2
I3
V3
I3 =
Vo =V6
sC5
sC1
I2
I6
V
I7 = 6
RL
V5
V6
s L4
sC5
I5
I6 1
Vo
1
RL
I7
2008 H.K. Page 10

Signal Flowgraph
Vin
Vin
+ V3
V2
+ V1
I
Rs 1
1 V1
V2
V3
V4
1
1
sC1
s L2
sC3
I3
I4
C5
I6
I5
C3
I2
I7
V6
L4
I4
1
Rs
I1
I3
L2
C1
I2
+ V5
V4
V6
V5
RL
s L4
sC5
I6 1
I5
Vo
1
RL
I7
SFG
EECS 247
2008 H.K. Page 11

Normalize
Vin
1 V1
V2
1
Rs
Vin
I1
1 V1
EECS 247
V4
V5
V6
sC1
s L2
sC3
s L4
sC5
I2
V2
V2'
I3
V3
sC1R*
1
V3
R*
Rs
V1'
1 V3'
I4 1
V4
I5
V5
R*
R*
sC3R*
s L2
V4'
V6
1
1
sC5 R*
s L4
V5'
I6 1
V6' 1
Vo
1
RL
I7
Vo
R*
RL
V7'
2008 H.K. Page 12

Synthesize
V2
V2'
1 V3'
V2
+
s 2
sC5 R
V6' 1
V6
s 3
Vo
R* R
s 5
V7'
V5'
V3'
EECS 247
s 4
R*
RL
s L4 1
V5'
Vo
V4
s1 1
V4'
Vin R*
Rs
sC3R
R*
s L2
V6
V5
1
1
R*
sC1R*
1
V4
V3
R*
Rs
V1'
1 V1
Vin
2008 H.K. Page 13

Integrator Based Implementation
V2
+
s 2
s1 1
V6
V4
1
s 3
V3'
1 = C1 .R*
L
, 2 = 2 = C2 .R*
R*
Vin R*
Rs
s 4
Vo
R* R
s 5
V5'
, 3 = C3 .R*
L4
, 4 =
= C4 .R*
R*
, 5 = C5 .R*
Main building block: Integrator

Let us start to build the filter with RC& Opamp type integrator
EECS 247
2008 H.K. Page 14
Opamp-RC Integrator
Differential
Single-Ended
Vin2
Vin2
R2
Vin1
R1
R2
Vin1
CI
Vo
R1
Vin1+
CI
Vo+
+
-
R1
Vin2+
1
Vo = Vin1
sR1CI
1
Vin2
sR2CI
Vo
CI
R2
1
sR1CI
1
+ (Vin2+ Vin2 )
sR2CI
Vo + Vo = (Vin1+ Vin1 )
Note: Implementation with single-ended integrator requires extra circuitry for sign
inversion whereas in differential case both signal polarities are available
EECS 247
2008 H.K. Page 15
Differential Integrator Based LP Ladder Filter

Synthesize
V
-V4+
CI4
+
CI3
CI5
CI3
CI4
+
+
+
CI2
-
-V2+
CI1
CI2
CI1
-V5 +
-V3+
in
CI5
-VO+
First iteration:
All resistors are chosen=1
Values for x=RxCIx found from RLC analysis
Capacitors: CI1=CI5=9.836nF, CI2=CI4=25.45nF, CI3=31.83nF
EECS 247
2008 H.K. Page 16
Simulated Magnitude Response

1
0.5
V2
V3'
0.1
0.5
V4
Vo
10MHz
EECS 247
V5'
10MHz
2008 H.K. Page 17
Scale Node Voltages

To maximize dynamic range
scale node voltages
EECS 247
Scale Vo by factor s
2008 H.K. Page 18

Node Scaling
X1.8/2
X 2/1.8
X 1.8/1.6
X 1.6/1.8
X 1.2/1.6
X 1.6/1.2
X 1/1.2
X 1.2
+
V5 X 1.8
V3 X 1.2
Vin
V2
VO X 2
V4 X 1.6
Second iteration:
Nodes scaled, note output node x2
Resistor values scaled according to scaling of nodes
Capacitors the same : C1=C5=9.836nF, C2=C4=25.45nF, C3=31.83nF
EECS 247
2008 H.K. Page 19
Maximizing Signal Handling by Node Voltage Scaling

Before Node Scaling
After Node Scaling
Scale Vo by factor s
EECS 247
2008 H.K. Page 20
Filter Noise
Integrated Noise
1.4Vrms
Output noise voltage

spectral density
Total noise @ the output:

1.4 V rms
(noiseless opamps)
Thats excellent, but:
Capacitors too large
for integration
large Si area
Resistors too small
high power
dissipation
Typical applications allow
higher noise, assuming
tolerable noise in the
order of 140 V rms
EECS 247
2008 H.K. Page 21
Scale to Meet Noise Target

Scale capacitors and resistors
to meet noise objective
141Vrms
s = 10-4 (Vn1/Vn2)2
Noise after scaling: 141 V rms (noiseless opamps)
EECS 247
2008 H.K. Page 22

Final Design
Vin
R5
R11
C4
C5
C3
R8
C5
C3
C4
C2
+
C1 R4
C1
R3
R7
R6
C2
R2
R1
R9
R10
VO
Final iteration:
Based on scaled nodes and noise considerations
Capacitors: C1=C5=0.9836pF, C2=C4=2.545pF, C3=3.183pF
Resistors: R1=11.77K, R2=9.677, R3=10, R4=12.82, R5=8.493,
R6=11.93, R7=7.8, R8=10.75, R9=8.381, R11=10, R11=9.306K
EECS 247
2008 H.K. Page 23
RLC Ladder Filters

Including Transmission Zeros
All poles
Vin
C1
Poles & Zeros
Vo
L4
L2
Rs
C5
C3
C6
C4
C2
RL
Vo
Rs
Vin
EECS 247
L4
L2
C1
C3
L6
C5
C7
RL
2008 H.K. Page 24
RLC Ladder Filter Design

Example
Design a baseband filter for CDMA IS95 cellular phone receive
path with the following specs.
Filter frequency mask shown on the next page
Allow enough margin for manufacturing variations
Assume overall tolerable pass-band magnitude variation of 1.8dB
Assume the -3dB frequency can vary by +-8% due to
manufacturing tolerances & circuit inaccuracies
Assume any phase impairment can be compensated in the

digital domain
* Note this is the same example as for cascade of biquad while
the specifications are given closer to a real product case
EECS 247
2008 H.K. Page 25
RLC Ladder Filter Design Example

CDMA IS95 Receive Filter Frequency Mask
Magnitude (dB)
+1
0
-1
-44
-46
600k 700k 900k 1.2M
Frequency [Hz]
EECS 247
2008 H.K. Page 26

Example: CDMA IS95 Receive Filter
Since phase impairment can be corrected for, use filter type with
max. roll-off slope/pole
Filter type Elliptic
Design filter freq. response to fall well within the freq. mask
Allow margin for component variations & mismatches
For the passband ripple, allow enough margin for ripple change
due to component & temperature variations
Design nominal passband ripple of 0.2dB
For stopband rejection add a few dB margin 44+5=49dB
Final design specifications:
fpass = 650 kHz Rpass = 0.2 dB
fstop = 750 kHz Rstop = 49 dB
Use Matlab or filter tables to decide the min. order for the filter
(same as cascaded biquad example)
7th Order Elliptic
EECS 247
2008 H.K. Page 27
RLC Low-Pass Ladder Filter Design

7th order Elliptic
C6
C4
C2
Vo
Vin
L4
L2
Rs
C1
C3
L6
C5
C7
RL
Use filter tables & charts to determine LC values
EECS 247
2008 H.K. Page 28

Specifications
fpass = 650 kHz
Rpass = 0.2 dB
fstop = 750 kHz
Rstop = 49 dB
Use filter tables to determine LC values
Table from: A. Zverev, Handbook of filter synthesis, Wiley,
1967
Elliptic filters tabulated wrt reflection coeficient
Rpass = 10 log 1 2
Since Rpass=0.2dB =20%

Use table accordingly
EECS 247
2008 H.K. Page 29

Table from Zverev book page
#281 & 282:
Since our spec. is Amin=44dB
add 5dB margin & design for
Amin=49dB
EECS 247
2008 H.K. Page 30
Table from Zverev

page #281 & 282:
Normalized
component values:
C1=1.17677
C2=0.19393
L2=1.19467
C3=1.51134
C4=1.01098
L4=0.72398
C5=1.27776
C6=0.71211
L6=0.80165
C7=0.83597
EECS 247
2008 H.K. Page 31
RLC Filter Frequency Response

Component
values
denormalized
Frequency mask
superimposed
Frequency
response well
within spec.
EECS 247
Magnitude (dB)
Frequency
response
simulated
-5
-15
-25
-35
-45
-55
-65
200
300
400
500
600
700
800
900
1000
1100
1200
Frequency [kHz]
2008 H.K. Page 32
Frequency Response Passband Detail

-5
Passband
well within
spec.
Magnitude (dB)
Make sure
enough
margin is
allowed for
variations
due to
process &
temperature
-5.5
-6
-6.5
-7
-7.5
200
300
400
500
600
700
800
Frequency [kHz]
EECS 247
2008 H.K. Page 33
RLC Ladder Filter Sensitivity

The design has the same specifications as the
previous example implemented with cascaded
biquads
To compare the sensitivity of RLC ladder versus
cascaded-biquads:
Changed all Ls &Cs one by one by 2% in order to change the
pole/zeros by 1% (similar test as for cascaded biquad)
Found frequency response most sensitive to L4 variations
Note that by varying L4 both poles & zeros are varied
EECS 247
2008 H.K. Page 34
RCL Ladder Filter Sensitivity

Component mismatch in RLC filter:
Increase L4 from its nominal value by 2%
Decrease L4 by 2%
-5
L4 nom
L4 low
L4 high
Magnitude (dB)
-15
-25
-35
-45
-55
-65
200
300
400
500
600
700
800
900
1000
1100
1200
Frequency [kHz]
EECS 247
2008 H.K. Page 35
RCL Ladder Filter Sensitivity

-5.7
-5.9
-6.1
-5
0.2dB
-6.3
Magnitude (dB)
-15
-6.5
200
-25
300
400
500
600
700
-50
1.7dB
-35
-55
-45
-60
-55
-65
600
700
800
900
1000
1100
1200
-65
200
300
400
500
600
700
800
900
1000 1100 1200
Frequency [kHz]
EECS 247
2008 H.K. Page 36
Sensitivity of Cascade of Biquads

Component mismatch in Biquad 4 (highest Q pole):
Increase p4 by 1%
2.2dB
Decrease z4 by 1%
Magnitude (dB)
0
-10
3dB
-20
-30
-40
-50
200kHz
EECS 247
600kHz
Frequency [Hz]
1MHz
High Q poles High sensitivity

in Biquad realizations
2008 H.K. Page 37
Sensitivity Comparison for Cascaded-Biquads versus

RLC Ladder
7th Order elliptic filter
1% change in pole & zero pair
Cascaded RLC Ladder
Biquad
Passband
deviation
2.2dB
(29%)
0.2dB
(2%)
Stopband
deviation
3dB
(40%)
1.7dB
(21%)
Doubly terminated LC ladder filters B Significantly lower sensitivity

compared to cascaded-biquads particularly within the passband
EECS 247
2008 H.K. Page 38

7th order Elliptic
C6
C4
C2
Vo
Vin
L4
L2
Rs
C1
L6
C5
C3
C7
RL
Previously learned to design integrator based ladder filters without

transmission zeros
Question:
o How do we implement the transmission zeros in the integratorbased version?
o Preferred method no extra power dissipation no extra active
elements
EECS 247
2008 H.K. Page 39
Integrator Based Ladder Filters

How Do to Implement Transmission zeros?
ICa
Ca
+ V1 I 1
V2
L2
Rs
Vin
+ V3
I2
C1
Use KCL & KVL to derive :
I 2 = I1 I 3 I C ,
a
V4
I3
I C = (V2 V4 ) sCa ,
a
I4
C3
I
V2 = 2 ,
sC1
Vo
I5
RL
V2 =
I1 I 3 I C
a
sC1
Substituting for IC and rearranging :

a
Ca
I1 I 3
V2 =
+ V4
s ( C1 + Ca )
C1 + Ca
EECS 247
2008 H.K. Page 40

How Do to Implement Transmission zeros?
Ca
+ V1 I 1
V2
Vin
V4
C1
I2
Vo
I3
L2
Rs
+ V3
I4
I5
C3
RL
Use KCL & KVL to derive :

Ca
I1 I 3
V2 =
+ V4
s ( C1 + Ca )
C1 + Ca
Frequency independent constants

Can be substituted by:
Voltage-Controlled Voltage Source
Ca
I3 I5
V4 =
+ V2
s ( C3 + Ca )
C3 + Ca
EECS 247
2008 H.K. Page 41

Transmission zeros
Ca
+ V1 I 1
+ V3
V2
L2
Rs
(C1 + Ca )
Vin
I2
+
-
Ca
V4
C1 + Ca
V4
I3
I5
(C3 + Ca )
RL
+
-
Ca
I 4 V2 C + C
3
a
Replace shunt capacitors with voltage controlled voltage sources:

Ca
I1 I 3
+V
V2 =
s ( C1 + Ca ) 4 C1 + Ca
Ca
I3 I5
+V
V4 =
s ( C3 + Ca ) 2 C3 + Ca
EECS 247
Exact same expressions

as with Ca present
2008 H.K. Page 42
3rd Order Lowpass Filter

All Poles & No Zeros
+ V1 I 1
C1
I2
1 V1
1
Rs
I1
EECS 247
V3 1
I2
RL
V4
s C1
s L2
sC3
Vo
C3
I4
1 V2
I5
V4
I3
L2
Rs
Vin
Vin
+ V3
V2
I3
Vo
1
RL
1
I4
2008 H.K. Page 43
Implementation of Zeros in Active Ladder Filters

Without Use of Active Elements
+ V1 I 1
+ V3
V2
(C1 + Ca )
Vin
C
+ V
- 4 C aC
1+ a
1
Rs
I1
EECS 247
Ca
C3 + Ca
1 V3 1
1 V2
V4
s (C1 + Ca )
s L2
s (C3 + Ca )
I2
I3
RL
Ca
+
- V2
C
I4
3 + Ca
Ca
C1 + Ca
1 V1
Vo
(C3 + Ca )
I2
Vin
I5
V4
I3
L2
Rs
I4
Vo
1
RL
1
2008 H.K. Page 44

Higher Order Transmission zeros
Ca
V2
V6
C5
C3
C1
Convert zero
generating Cs
in C loops to
voltagecontrolled
voltage sources
Cb
V4
V6
V2
V4
(C1 + Ca )
(C3 + Ca + Cb )
(C5 + Cb )
C
+ V
- 4 C aC
1+ a
a
+ V2
C3 + Ca
Cb
+
- V6
+
-
Cb
V4
C3 + Cb
C3 + Cb
EECS 247
2008 H.K. Page 45
Higher Order Transmission zeros

+ V1
I1
Rs
Vin
+ V3
V2
I3
L2
(C1 + Ca )
I4
+
+
-
Ca
+ V4
C1 + Ca
I2
1 V1
V1'
EECS 247
1 V3 1
1 V2
R*
Rs
(C3 + Ca + Cb )
V4
R*
s (C1 + Ca ) R*
s L2
s R* (C3 + Ca + Cb )
V3'
V4'
I7 Vo
(C5 + Cb )
RL
Cb
+ V4
C5 + Cb
I6
Cb
C3 + Cb
V2'
V6
L4
Ca
V2
C3 + Ca
Cb
V6
C3 + Cb
Ca
C3 + Ca
Ca
C1 + Ca
Vin
I 5 + V5
V4
Cb
C5 + Cb
V5
1
R*
s L4
V5'
V6
Vo
1
*
s R ( C5 + Cb )
1 V'
6
R*
RL
V7'
2008 H.K. Page 46
Example:
5th Order Chebyshev II Filter
5th order Chebyshev II

Table from: Williams &
Taylor book, p. 11.112
50dB stopband
attenuation
f-3dB =10MHz
EECS 247
2008 H.K. Page 47
Transmission Zero Generation

Opamp-RC Integrator
Vin3
Vin2
Vin1 Vin2 Vo
Vo =
+
+
s (C + Cx ) R1
R2 R f
1
Vin3
EECS 247
Vin1
Cx
Rf
R2
R1
C
Vo
Cx
C + Cx
2008 H.K. Page 48

Final Design 5th Order All-Pole
Vin
R5
R11
C4
C5
C3
R8
C5
C3
C1 R4
C4
C2
+
C1
R3
R7
R6
C2
R2
R1
R9
R10
VO
EECS 247
2008 H.K. Page 49

Final Design 5th Order All-Pole
-V4+
CI4
+
CI3
CI5
CI3
CI4
+
+
+
EECS 247
CI2
-
-V2+
CI1
CI2
CI1
-V5+
-V3+
Vin
CI5
-VO+
2008 H.K. Page 50
Differential 5th Order Chebychev Lowpass Filter
C5
C3
C4
-
C1
C2
Vin
Cc
Ca
Cb
Cd
Vo
All resistors 1
Capacitors: C1=36.11nF, C2=14.05nF, C3=12.15nF,C4=5.344nF, C5=2.439nF
Coupling capacitors: Ca=1.36nF, Cb=1.36nF, Cc=1.31nF, Cd=1.31nF
EECS 247
2008 H.K. Page 51
5th Order Chebyshev II Filter

Simulated Frequency Response
EECS 247
2008 H.K. Page 52
+
+
Vin
7th Order Differential Lowpass Filter

Including Transmission Zeros
Vo
Transmission zeros implemented with

pair of coupling capacitors
EECS 247
2008 H.K. Page 53
Effect of Integrator Non-Idealities on Filter

Frequency Characteristics
In the passive filter design (RLC filters) section:
Reactive element (L & C) non-idealities expressed in the
form of Quality Factor (Q)
Filter impairments due to component non-idealities explained
in terms of component Q
In the context of active filter design (integrator-based

filters)
Integrator non-idealities Translates to the form of Quality
Factor (Q)
Filter impairments due to integrator non-idealities explained in
terms of integrator Q
EECS 247
2008 H.K. Page 54
Effect of Integrator Non-Idealities on

Filter Performance
Ideal integrator characteristics
Real integrator characteristics:
Effect of opamp finite DC gain
Effect of integrator non-dominant poles
EECS 247
2008 H.K. Page 55
Effect of Integrator Non-Idealities on Filter Performance

Ideal Integrator
Ideal
Intg.
Ideal Intg.
Vin
Ideal
opamp
+
0dB
Ideal Integrator:
DC ga in =
Sin gle po le @ D C
n o n on - d om ina nt p ole s
o
H( s ) =
s
o = 1/ RC
EECS 247
l o g H ( )
Vo
Phase
-90o
2008 H.K. Page 56
Ideal Integrator Quality Factor

Ideal intg. transfer function:
H( s )=
Since component Q is defined as::
H ( j ) =
Q=
Then:
=
j
1
R ( ) + j X ( )
X ( )
R ( )
t g. =
Qiidneal
EECS 247
2008 H.K. Page 57
Real Integrator Non-Idealities

Ideal Intg.
l o g H (s)
P1 =
-90o
-90o
H( s )=
EECS 247
o
s
Real Intg.
l o g H (s)
H( s )
0
a
P2P3
1+ s a
)(1 + p2s )(1 + p3s ) .. .

2008 H.K. Page 58
Effect of Integrator Finite DC Gain on Q

l o g H (s)
a
0
P1 =
+ Arct an P1
0
a
-89.5
-90
P1
P h a s e l ea d @ o
(in radian )
-90o
Example: a=100 P1/ 0 = 1/100

phase error +0.5degree
EECS 247
2008 H.K. Page 59
Effect of Integrator Finite DC Gain on Q

Example: Lowpass Filter
Ideal intg
Intg with finite DC gain
Finite opamp DC gain

Phase lead @ 0
Magnitude (dB)
Droop in the passband
Droop in the passband
Normalized Frequency
EECS 247
2008 H.K. Page 60
Effect of Integrator Non-Dominant Poles

l o g H (s)
P2P3
-90
Ar ct an po
i =2 i

o Phase l ag @
o
p
i =2 i
(in radian )
-90.5
-90o
Example: 0 /P2 =1/100

phase error 0.5degree
EECS 247
2008 H.K. Page 61
Effect of Integrator Non-Dominant Poles

Example: Lowpass Filter
Ideal intg
Opamp with finite bandwidth
Additional poles due to opamp

poles:
Magnitude (dB)
Phase lag @ 0
Peaking in the passband
Peaking in the passband

In extreme cases could
result in oscillation!
1
Normalized Frequency
EECS 247
2008 H.K. Page 62
Effect of Integrator Non-Dominant Poles &

Finite DC Gain on Q
l o g H (s)
a
o
P1 =
0
a
P2P3
+ A r cta n P1
o

o
A r cta n
i = 2 pi
-90
P1
-90o

o
o i =2 pi
Note that the two terms have different signs

Can cancel each others effect!
EECS 247
2008 H.K. Page 63
Integrator Quality Factor

Real intg. transfer function:
H( s )
1+ s a
Based on the definition of Q

and assuming that:
o
<< 1
p2,3,... ..
g.
Qrint
eal
It can be shown that in the

vicinity of unity-gain-frequency:
Phase le
EECS 247
)(1 + p2s )(1 + p3s ) . ..
&
a >> 1
1 1
o
a
i = 2 pi
ad @
Phase
l ag @
2008 H.K. Page 64
Example:
Effect of Integrator Finite Q on Bandpass Filter Behavior
0.5 excess @ ointg
0.5 lead @ ointg
Ideal
Ideal
Integrator P2 @ 100.o
Integrator DC gain=100
EECS 247
2008 H.K. Page 65
Example:
Effect of Integrator Q on Filter Behavior
( 0.5 lead 0.5
error @
excess )
ointg
ointg ~ 0
Ideal
Integrator DC gain=100 & P2 @ 100.

EECS 247
2008 H.K. Page 66
Summary
Effect of Integrator Non-Idealities on Q
int g. =
Qideal
int g.
Qreal
1
1
a o
1
p
i =2 i
Amplifier finite DC gain reduces the overall Q in the same manner as

series/parallel resistance associated with passive elements
Amplifier poles located above integrator unity-gain frequency enhance
the Q!
If non-dominant poles close to unity-gain freq. Oscillation
Depending on the location of unity-gain-frequency, the two terms can
cancel each other out!
EECS 247
2008 H.K. Page 67

Active Ladder Type Filters

Transféré par

Informations du document

Description originale:

Titre original

Copyright

Formats disponibles

Partager ce document

Partager ou intégrer le document

Options de partage

Avez-vous trouvé ce document utile ?

Ce contenu est-il inapproprié ?

Droits d'auteur :

Formats disponibles

Active Ladder Type Filters

Transféré par

Droits d'auteur :

Formats disponibles

EE247

Then will attend to high order ladder type filters

Convert to integrator based form utilizing SFG techniques

Effect of integrator non-Idealities on filter frequency

Lecture 4: Active Filters

2008 H.K. Page 1

RLC Ladder Filters

Made of resistors, inductors, and capacitors

Lecture 4: Active Filters

2008 H.K. Page 2

First step in the design process is to find values for Ls and Cs

Lecture 4: Active Filters

2008 H.K. Page 3

LC Ladder Filter Design Example

f-3dB = 10MHz, fstop = 20MHz

Minimum Filter Order

Find minimum filter order

Lecture 4: Active Filters

LC Ladder Filter Design Example

From: Williams and Taylor, p. 11.3

Lecture 4: Active Filters

2008 H.K. Page 5

LC Ladder Filter Design Example

Lecture 4: Active Filters

From: Williams and Taylor, p. 11.3

SPICE simulation Results

Lecture 4: Active Filters

2008 H.K. Page 7

Low-Pass RLC Ladder Filter

To convert RLC ladder prototype to integrator based filer:

Lecture 4: Active Filters

2008 H.K. Page 8

Low-Pass RLC Ladder Filter

Use KCL & KVL to derive equations:

Lecture 4: Active Filters

2008 H.K. Page 9

Low-Pass RLC Ladder Filter

Lecture 4: Active Filters

2008 H.K. Page 10

Low-Pass RLC Ladder Filter

Lecture 4: Active Filters

2008 H.K. Page 11

Low-Pass RLC Ladder Filter

Lecture 4: Active Filters

2008 H.K. Page 12

Low-Pass RLC Ladder Filter

Lecture 4: Active Filters

2008 H.K. Page 13

Low-Pass RLC Ladder Filter

Main building block: Integrator

Lecture 4: Active Filters

2008 H.K. Page 14

Lecture 4: Active Filters

2008 H.K. Page 15

Differential Integrator Based LP Ladder Filter

Lecture 4: Active Filters

2008 H.K. Page 16

Simulated Magnitude Response

2008 H.K. Page 17

Scale Node Voltages

Lecture 4: Active Filters

2008 H.K. Page 18