Académique Documents
Professionnel Documents
Culture Documents
com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
UNIT-IV
TRANSISTOR BIASING
Introduction:
The basic function transistor is to do amplification. The process of raising the strength of a
weak signal without any change in its shape is known as faithful amplification.
For faithful amplification, the following three conditions must be satisfied:
i)
ii)
iii)
The proper flow of zero signal collector current (proper operating point of a transistor) and
the maintenance of proper collector-emitter voltage during the passage of signal is known as
transistor biasing.
When a transistor is not properly biased, it work inefficiently and produces distortion in the
output signal. Hence a transistor is to be biased correctly. A transistor is biased either with the
help of battery (or) associating a circuit with the transistor. The latter method is generally
employed. The circuit used with the transistor is known as biasing circuit.
In order to produce distortion-free output in amplifier circuits, the supply voltages and
resistances in the circuit must be suitably chose. These voltages and resistances establish a set of
d.c. voltage VCEQ and current ICQ to operate the transistor in the active region. These voltages and
currents are called quiescent values which determine the operating point (or) Q-Point for the
transistor.
The process of giving proper supply voltages and resistances for obtaining the desired QPoint is called biasing.
DC Load Line:
Consider common emitter configuration circuit shown in figure below:
In transistor circuit analysis generally it is required to determine the value of IC for any
desired value of VCE. From the load line method, we can determine the value of IC for any desired
value of VCE.
The output characteristics of CE configuration is shown in figure below:
_____________________________________________________________________________________________________________
179
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
VC + IC RC + VCE = 0
VCC = IC RC + VCE
V
=V
I R
CE
CC C C
If the bias voltage VBB is such that the transistor is not conducting then IC=0 and VCE= VCC.
Therefore, when IC=0, VCE= VCC this point is plotted on the output characteristics as point A.
If VCE=0 then
0 =V
I R
CC C C
V
I = CC
C
R
C
Therefore, VCE=0,
V
IC = CC this point is plotted on the output characteristics as point B.
RC
The line drawn through these points is straight line d.c load line.
The d.c. load line is plot of IC versus VCE for a given value of RC and a given level of VCC.
Hence from the load line we can determine the IC for any desired value of VCE.
Operating Point (or) Quiescent Point:
In designing a circuit, a point on the load line is selected as the dc bias point (or) quiescent
point. The Q-Point specifies the collector current IC and collector to emitter voltage VCE that exists
when no input signal is applied.
The dc bias point (or) quiescent point is the point on the load line which represents the
current in a transistor and the voltage across it when no signal is applied. The zero signal values of
IC ad VCE are known as the operating point.
Biasing:
The process of giving proper supply voltages and resistances for obtaining the desired Qpoint is called biasing.
_____________________________________________________________________________________________________________
180
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
current varies according to te amplitude of the signal and causes IC to vary consequently producing
an output voltage variation. This can be seen from output characterizes.
Fig. Operating point near saturation region gives clipping at the positive peak.
Consider point A which is very near to the saturation point, even though the base current is
varying sinusoidally the output current and output voltage is seen to be clipped at the positive
peaks. This results in distortion of the signal.
Consider point B which is very near to the cut-off region. The output signal is now clipped
at the negative peak. Hence this two is not a suitable operating point.
Fig. Operating point near cut-off region given clipping at the negative peak.
Consider point C which is the mid point of the DC load line then the output signal will not
be distorted.
_____________________________________________________________________________________________________________
181
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
A good amplifier amplifies signals without introducing distortion. Thus always the operating
point is chosen as the mid point of the DC load line.
Stabilization:
The maintenance of operating point stable is known as Stabilization.
There are two factors which are responsible for shifting the operating point. They are:
i)
ii)
So, stabilization of the operating point is necessary due to the following reasons:
i)
ii)
iii)
Thermal runaway.
Temperature dependence of IC:
The instability of IC is principally caused by the following three sources:
i)
ii)
iii)
Individual variations:
When a transistor is replaced by another transistor of the same type, the values of and
VBE are not exactly the same. Hence the operating point is changed. So it is necessary to stabilize
the operating point irrespective of individual variations in transistors parameters.
Thermal Runaway:
Depending upon the construction of a transistor, the collector junction can withstand
maximum temperature. The range of temperature lies between 60oC to 100oC for Ge transistor
and 150oC to 225oC for Si transistor. If the temperature increases beyond this range then the
transistor burns out. The increase in the collector junction temperature is due to thermal runaway.
When a collector current flows in a transistor, it is heated i.e., its temperature increases. If
no stabilization is done, the collector leakage current also increases. This further increases the
transistor temperature. Consequently, there is a further increase in collector leakage current. The
action becomes cumulative and the transistor may ultimately burn out. The self-destruction of an
unstabilized transistor is known as thermal runaway.
The following two techniques are used for stabilization.
1)
Stabilization techniques:
The technique consists in the use of a resistive biasing circuit which permits such a
variation of base current IB as to maintain IC almost constant in spite of ICO, and VBE.
2)
Compensation techniques:
In this technique, temperature sensitive devices such as diodes, thermistors and
sensistors etc., are used. Such devices produce compensating voltages and current in such
a way that the operating points maintained stable.
Stability factors:
Since there are three variables which are temperature dependent, we can define three
stability factors as below:
i)
S:
The stability factor S is defined as the ration of change of collector current IC with
respect to the reverse saturation current ICO, keeping and VBE constant
_____________________________________________________________________________________________________________
182
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
i.e.,
ii)
S=
I
C C
I
I
CO
CO
VBE, constant
S:
The stability factor S is defined as the rate of change of IC with respect to VBE,
keeping ICO and constant i.e.,
S' =
iii)
I
C C
VBE VBE
ICO, constant
S:
The stability factor S is defined as the rate of change of IC with respect to ,
keeping ICO and VBE constant i.e.,
S' =
Ideally, stability factor should be perfectly zero to keep operating point stable.
Practically, stability factor should have the value as minimum as possible.
Derivation of Stability Factor (S):
For a common emitter configuration collector current is given as,
= IB + I
C
CEO
I = I B + (1 + ) I
C
CO
I
.. (1)
1=
I B
I B
+ (1 + )
= (1 + )
CO
I
C
CO
I
C
C = 1+
I
I
CO 1 B
I
C
1+
S =
I
1 B
I
C
(2)
To obtain S and S:
In standard equation of IC, replace IB in terms of VBE to get S.
Differentiating equation of IC w.r.t. after replacing IB in terms of VBE to get S.
Methods of Biasing:
Some of the methods used for providing bias for a transistor are as follows:
1)
2)
3)
_____________________________________________________________________________________________________________
183
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
1).
VCC + I B RB + VBE = 0
VCC = I B RB + VBE
V
VBE
I B = CC
RB
But
As ICEO is very small,
IC = I B + I CEO
IC I B
V VBE
IC = CC
RB
IC depends on RB.
RB =
(VCC VBE )
(or)
IC
RB =
VCC
IC
Collector Circuit:
Consider the collector-emitter circuit loop of the circuit.
Writing KVL to the collector circuit, we get
_____________________________________________________________________________________________________________
184
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
VCC + I B RB + VCE = 0
VCE = VCC I C RC
Stability factor S:
The stability factor S is given by,
S = 1 + I
1 B
I
We have
V
VBE
I B = CC
= constant
RB
S = 1+
I B
IC
=0
If =100 then S=101. This shows that IC changes 101 times as much as any changes in
ICO. Thus IC is dependent upon ICO and temperature.
The value of S is high and has very poor stability.
Stability factor S:
We have
But
= I B + (1 + ) I
CO
V
VBE
I B = CC
RB
V VBE
I C = CC
RB
+ (1 + ) ICO
1=
We get
S' =
VBE
RB IC
R
B
Stability factor S:
We have
= I B + (1 + ) I
CO
IC
We get
= I B + ICO
I
S '' = C
I
IB = C )
Problem:
1)
Figure below shows a silicon transistor with =100 and biased by base resistor method.
Determine the operating point.
_____________________________________________________________________________________________________________
185
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
Solution:
Given VCC=10V, VBE=0.7V (Silicon transistor), =100, RB=930k.
V
VBE
VCC VBE = I B RB I B = CC
RB
V VBE
IC = I B = CC
RB
10 0.7
= 100
= 1mA
930 103
For the following circuit shown in figure below, find the operating point.
Solution:
DC equivalent of above circuit is shown below.
KVL to base-emitter loop is
VCC + I B RB + VBE + IC + I B RE = 0
I B RB + I B RE + I B RB = VCC VBE
_____________________________________________________________________________________________________________
186
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
IB =
IB =
VCC VBE
RB + (1 + ) RE
20 0.7
= 40.1 A
IC = I B = 2.01mA
KVL to collector-emitter loop is
VCC + IC RC + VCE + IC RE = 0
VCE = VCC IC RC + RE
=20-6.03 = 13.97V
2.
The operating point can be fixed anywhere in the active region of the characteristics by
simply changing the values of RB. Thus, it provides maximum flexibility in the design.
2.
When the transistor is replaced by another with different value of , the operating point
with shift i.e., the stabilization of operating point is very poor in fixed bias circuit.
Because of these disadvantages, fixed bias circuit required some modifications. In the modified
circuit, RB is connected between collector and base. Hence the circuit is called collector to base
bias circuit.
2).
A CE amplifier using collector to base bias circuit is shown in the figure. In this method, the
biasing resistor is connected between the collector and the base of the transistor.
187
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
Consider the base-emitter circuit, applying the KVL to the circuit we get,
VCC I B + I C RC I B RB VBE = 0
VCC = I B RC + RB + IC RC + VBE
V
VBE IC RC
I B = CC
RC + RB
.. (1)
But IC = IB
IC =
VCC IC RC VBE
.. (2)
RC + RB
Collector circuit:
Consider the collector-emitter circuit, applying the KVL to the circuit we get
VCC + I B + IC RC + VCE = 0
VCE = VCC IC + I B RC
. (3)
Stability factor S:
The stability factor S is given by,
S = 1 + I
1 B
I
We have
V
VBE IC RC
I B = CC
= constant
RB + RC
I B
IC
RC
RC + RB
S =
1+
1+
RC
(4)
RC + RB
The stability factor S is smaller than the value obtained by fixed bias circuit. Also S can be
made smaller by making RB small (or) RC large.
Stability factor S:
_____________________________________________________________________________________________________________
188
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
We have
IC =
VCC VBE IC RC
RC + RB
1+
VBE
1=
We get
RB + RC IC
RC
RB + RC
RC
VBE
=
RB + RC
RB + RC IC
RC + RB + RC
VBE
=
RC + RB
RC + RB I C
S' =
R + (1 + ) R
B
C
.. (5)
Stability factor S:
We have
IC =
VCC VBE IC RC
RC + RB
IC
V
VBE
RC
= CC
RC + RB
RC + RB
We get
IC
IC +
IC
RC VCC VBE IC RC
1 +
=
RC + RB
RC + RB
IC
R (1 + ) R = V V I R
BE C C
C
CC
B
V
VBE IC RC
S '' = CC
RB + (1 + ) RC
S '' =
( RC + RB )
RB + (1 + ) R
C
(6)
Problems:
3.
An N-P-N transistor with =50 is used in a CE circuit with VCC=10V, RC=2k. The bias is
obtained by connecting a 100k resistance from collector to base. Assume VBE=0.7V. Find
i)
the quiescent point and
ii)
Stability factor S
Solution:
i)
_____________________________________________________________________________________________________________
189
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
VCC = I B + IC RC + I B RB + VBE
VCC = I B RC + RB + IC RC + VBE
V
VBE IC RC
I B = CC
RC + RB
IC =
IC =
VCC VBE IC RC
RC + RB
50 10 0.7 2 103 IC
IC = 2.3mA
102 103
VCC = I B + IC RC + VCE
VCE = VCC I B + I C RC
VCE = 5.308V
ii)
Stability factor, S:
S=
1+
S =
1+
RC
RC + RB
51
20 103
1 + 50
102 103
= 25.75
4. A transistor with =45 is used with collector to base resistor RB biasing with quiescent value of
5V for VCE. If VCC=24V, RC=10k, RE=270, find the value of RB.
Solution:
Applying KVL to collector and emitter loop, we have
VCC IC RC VCE I E RE = 0
VCC VCE = IC RC + IC + I B RE
VCC VCE = RC + (1 + ) RE I B
IB =
VCC VBE
24 5
=
RC + (1 + ) RE
45 10 + 50 0.27
=0.041 mA
Further,
VCC IC RC I B RB VBE I E RE = 0
VCC VBE = RC I B + I B RB + (1 + ) RE I B `
24 0.7 = I B 45 10 + RB + 50 0.27
_____________________________________________________________________________________________________________
190
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
RB = 105.87 K
3).
I=
VCC
R1 + R2
(1)
V2 = CC R2 .. (2)
R +R
1 2
Base Circuit:
Applying KVL to the base circuit, we have
V2 = VBE + IC RE
V2 = VBE + VE = VBE + I E RE
V VBE
IC = 2
RE
(Q I E IC )
.. (3)
_____________________________________________________________________________________________________________
191
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
VCC = IC RC + VCE + I E RE
VCE = VCC IC RC + RE
VCC = I C RC + VCE + IC RE
(Q I E IC )
. (4)
2 V
V2 = V =
Th R + R CC
1 2
(5)
RR
R = R1 R2 = 1 2
Th
R1 + R2
(6)
V = I B R + VBE + I B + IC RE
Th
Th
.. (7)
VCE = VCC IC RC + RE
) (Q IC >> I B )
_____________________________________________________________________________________________________________
192
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
... (8)
From equation (8), we have
V
VCE
IC = CC
RC + RE
Substituting this value of IC in equation (7), we have
V
VCE
V = I B R + VBE + RE I B + CC
Th
Th
RC + RE
(or)
R V
R V
V = I B R + VBE + RE I B + E CC E CE
Th
Th
RC + RE RC + RE
From equation (9) we can calculate the value of collector voltage VCE for each value of IB.
R2
V =
V
Th R + R CC
1
2
and the R1 and R2 are replaced by RB which is the parallel combination of R1 and R2.
RB =
R1R2
R1 + R2
V = I B RB + VBE + I B + I C RE
Th
0=
I B
IC
I B
IC
RB +
I B
IC
( RE ) + RE
( RE + RB ) = RE
I B
IC
RE
RE + RB
We have already seen the generalized expression for stability factor S given by
S=
Substituting value of
I B
I C
1+
I
1 B
I C
_____________________________________________________________________________________________________________
193
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
1+
S =
R
E
R +R
E
B
1+
S=
(1 + ) ( RE + RB ) (1 + ) ( RE + RB )
=
RB + RE + RE
RB + (1 + ) RE
RB
1+
RE
S = (1 + )
R
1 + + B
RE
The ratio
RB
RE
If
RB
1
<< 1 then above equation reduces to S = (1 + )
RE
1+
Practically
=1
RB
R
0 But to have better stability factor S, we have to keep ration B as
RE
RE
small as possible.
Stability factor S for voltage divider bias (or) self bias is less as compared to other biasing
circuits studied. So, this circuit is most commonly used.
Stability factor (S):
S'=
IC
VBE
ICO, constant
It is the variation of IC with VBE when ICO and are considered constant.
We know that,
IC = I B + (1 + ) ICO
I (1 + ) ICO
IB = C
V = I B RB + VBE + I B + I C RE
Th
and
VBE = V RE + RB I B RE IC
Th
By substituting IB in the above equation, we get
I (1 + ) ICO
VBE = VTh RE + RB C
RE IC
=V
Th
( RE + RB ) IC + ( RE + RB ) (1 + ) ICO R
E IC
_____________________________________________________________________________________________________________
194
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
(1 + ) R + R I
E
B C + RE + RB (1 + ) ICO
VBE = V
Th
Differentiating the above equation w.r.t VBE with ICO and constant, we get
R + (1 + ) RE I C
1= 0 B
+0
VBE
IC
VBE
S ' =
RB + (1 + ) RE
RB + (1 + ) RE
Stability Factor S:
S '' =
IC
R + (1 + ) R I
B
E C RE + RB (1 + )
+
I
CO
R + (1 + ) R I
E C +V '
=V B
Th
VBE = VTh
We have,
Where
R + R (1 + )
E
B
I
= RE + RB ICO
CO
V '=
(Q >> 1)
IC =
I C
2
R + R (1 + )
B
E
IC
(1 + ) RB + RE
Q S =
R + R (1 + )
B
E
_____________________________________________________________________________________________________________
195
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
I C
(1 + ) RB + RE (1 + )
IC S
(1 + )
S " =
IC
IC S
(1 + )
where
S=
1+
E
1+
R +R
E
B
Problems:
5.
For the circuit shown in figure, determine the value of IC and VCE. Assume VBE=0.7V and
=100
R1
5 103
=
10 = 3.33V
VB =
V
R1 + R2 CC 10 103 + 5 103
Solution:
VCC IC RC VCE I E RE = 0
VCE = VCC I C RC I E RE
=10-5.208x10-3x1x103- 5.26x10-3x500
V
= 2.162V
CE
6.
Solution:
From collector circuit,
15 = ICR3 + VCE + IER4
= 2x10-3xR3+3+(1+)IBx500
_____________________________________________________________________________________________________________
196
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
12 = 2 103 R3 + 101
2 103
100
500
R = 5.495k
3
From Base circuit,
R2
V2 =
V
R1 + R2 CC
10 103
V2 =
15
R1 + 10 103
But,
V2 = 0.6 + 101
1.61 =
1 103
R1 + 10 103
2 103
100
500 = 1.61V
15
R1 = 83.17k
7.
For the circuit shown below, calculate VE, IE, IC and VC. Assume VBE=0.7V.
Solution:
From Base circuit,
4 = VBE + VE = 0.7 + VE
VE = 3.3V
I E RE = 3.3
IE =
3.3
3.3 103
= 1mA
IB =
1mA
= 0.0099mA
101
197
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
The stabilization techniques refer to the use of resistive biasing circuits which permit IB to
vary so as to keep IC relatively constant.
On the other hand, compensation techniques refer to the use of temperature sensitive
devices such as diodes, transistors, thermistors, sensistors etc., to compensate for the variation in
currents. Sometimes for excellent bias and thermal stabilization, both stabilization as well as
compensation techniques are used.
The following are some compensation techniques:
1)
2)
3)
4)
1)
For germanium transistor, changes in ICO with temperature contribute more serious
problem than for silicon transistor.
On the other hand, in a silicon transistor, the changes of VBE with temperature possesses
significantly to the changes in IC.
A diode may be used as compensation element for variation in VBE (or) ICO.
The figure below shows the circuit of self bias stabilization technique with a diode
compensation for VBE. The Thevenins equivalent circuit is shown in figure.
The diode D used here is of the same material and type as the transistor. Hence the
voltage VD across the diode has same temperature coefficient (-2.5mV/oC) as VBE of the transistor.
The diode D is forward biased by the source VDD and resistor RD.
Applying KVL to the base circuit, we get
V + I B R + VBE + I E RE VD = 0
Th
Th
V VBE + VD = I B R + RE I E + I C
Th
Th
But
IC = I B + (1 + ) ICO
. (1)
... (2)
_____________________________________________________________________________________________________________
198
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
V VBE + VD = RE IC + R + RE I B
Th
Th
Substituting the value of IB from equation (2), we get
I (1 + ) ICO
VTh VBE + VD = RE IC + RTh + RE C
(
)
(
)
(
)
(V VBE + VD ) = (1 + ) ICO ( R + RE ) = IC ( R + (1 + ) RE )
Th
Th
Th
(VTh VBE + VD ) = (1 + ) ICO ( RTh + RE )
I =
(3)
V VBE + VD = RE IC + R + RE IC (1 + ) ICO R + RE
Th
Th
Th
RTh + (1 + ) RE
Since variation in VBE with temperature is the same as the variation in VD with temperature,
hence the quantity (VBE-VD) remains constant in equation (3). So the current IC remains constant
in spite of the variation in VBE.
2)
Consider the transistor amplifier circuit with diode D used for compensation of variation in
ICO. The diode D and the transistor are of the same type and same material.
V
VBE VCC
I = CC
= constant.
R
R
The diode D is reverse biased by VBE. So the current through D is the reverse saturation
current IO.
Now base current IB=I-IO
But
IC = I B + (1 + ) ICO
_____________________________________________________________________________________________________________
199
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
IC = I IO + (1 + ) I CO
If >>1,
IC I IO + ICO
In the above expression, I is almost constant and if IO of diode D and ICO of transistor track
each other over the operating temperature range, then IC remains constant.
3)
Thermistor Compensation:
RT
T
RT
T
IC = I B + (1 + ) ICO
_____________________________________________________________________________________________________________
200
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
In this equation, there is increase in ICBO and decreases in IB which keeps IC almost
constant.
Consider another thermistor compensation technique shown in figure. Here, thermistor is
connected between emitter and VCC to minimize the increase in collector current due to change in
ICO, VBE (or) with temperature.
IC = I B + (1 + ) ICO
As ICBO increases with temperature, IB decreases and hence IC remain fairly constant.
4)
Sensistor Compensation:
RT
T
RT
T
slope is positive.
So we can say that sensistor has positive temperature
coefficient of resistance.
_____________________________________________________________________________________________________________
201
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
Thermal Runaway:
The collector current for the CE circuit is given by
IC = I B + (1 + ) ICO
The three variables in the equation, , IB and ICO increase with rise in temperature. In
particular, the reverse saturation current (or) leakage current ICO changes greatly with
temperature. Specifically, it doubles for every 10oC rise in temperature.
The collector current IC causes the collector-base junction temperature to rise which, in
turn, increase ICO, as a result IC increase still further, which will further rise the temperature at the
collector-base junction. This process is cumulative and it is referred to as self heating.
The excess heat produced at the collector-base junction may even burn and destroy the
transistor. This situation is called Thermal Runaway of the transistor.
Thermal Resistance:
Transistor is a temperature dependent device.
In order to keep the temperature within the limits, the heat generated must be dissipated
to the surroundings.
Most of the heat within the transistor is produced at the collector junction.
If the temperature exceeds the permissible limit, the junction is destroyed.
For Silicon transistor, the temperature is in the range 150oC to 225oC.
For Germanium, it is between 60oC to 100oC.
Let TAoC be the ambient temperature i.e., the temperature of surroundings air around
transistor and TjoC, the temperature of collector-base junction of the transistor.
Let PD be the power in watt dissipated at the collector junction.
_____________________________________________________________________________________________________________
202
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
The steady state temperature rise at the collector junction is proportional to the power
dissipated at the junction. It is given by
T = T j TA = PD
T j TA
PD
PC
by
T j
<
PD
T j
(1)
T j TA = PD
.. (2)
1=
PD
T j
PD
T j
. (3)
PD
T j
<
(4)
_____________________________________________________________________________________________________________
203
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
IC I E we get
2 R +R
PC = VCC IC IC
E
C
If we consider
.. (6)
PC
= VCC 2 IC RC + RE
IC
.. (7)
PC IC 1
.
<
IC T j
In the above equation
IC
T j
=S
.. (8)
IC
T j
ICO
T j
can be written as
+S'
VBE
T j
+ S"
T j
. (9)
Since junction temperature affects collector current by affecting ICO, VBE, and . But as we
are doing analysis for thermal runaway the affect of ICO dominates. Thus we can write
IC
T j
=S
ICO
T j
.. (10)
As the reverse saturation current for both Silicon and Germanium increases about 7
percent per oC, we can write
_____________________________________________________________________________________________________________
204
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com
www.jntuworld.com
www.jwjobs.net
UNIT-V -EDC
___________________________________________________________________________
ICO
T j
= 0.07 ICO
. (11)
IC
T j
= S 0.07 ICO
. (12)
1
V
( S ) 0.07 I
2
I
R
+
R
<
E
C C
CO
CC
.. (13)
As S, ICO and are positive; we see that the inequality in equation (13) is always satisfied
provided that the quantity in the square bracket is negative.
VCC < 2 IC RC + RE
V
CC < IC RC + RE
2
.. (14)
VCE = VCC IC RC + RE
IC RC + RE = VCC VCE
Substituting the value of
(Q IC I E )
we get,
V
CC = VCC VCE
2
V
VCC < VCE CC
2
V
VCE < CC
2
Thus if
V
VCE < CC , the stability is ensured.
2
_____________________________________________________________________________________________________________
205
VARDHAMAN COLLEGE OF ENGINEERING, SHAMSHABAD, HYDERABAD
www.jntuworld.com