Académique Documents
Professionnel Documents
Culture Documents
Noninverting Buffer /
CMOS Logic Level Shifter
with LSTTLCompatible Inputs
http://onsemi.com
MARKING
DIAGRAMS
5
5
1
W1 M G
G
5
5
W1 M G
G
1
TSOP5 / SOT23 / SC59
DT SUFFIX
CASE 483
Features
W1
M
G
= Device Code
= Date Code*
= PbFree Package
OE 1
5 VCC
PIN ASSIGNMENT
1
OE
IN A
GND
OUT Y
VCC
IN A 2
GND 3
FUNCTION TABLE
4 OUT Y
OE
OUT Y
IN A
OE Input
Y Output
L
H
X
L
L
H
L
H
Z
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
A Input
MC74VHC1GT125
MAXIMUM RATINGS
Symbol
Characteristics
Value
Unit
VCC
DC Supply Voltage
0.5 to +7.0
VIN
DC Input Voltage
0.5 to +7.0
0.5 to 7.0
0.5 to VCC + 0.5
20
mA
+20
mA
VOUT
DC Output Voltage
IIK
IOK
IOUT
+25
mA
ICC
+50
mA
PD
qJA
Thermal Resistance
TL
VCC = 0
High or Low State
SC88A, TSOP5
200
mW
SC88A, TSOP5
333
C/W
260
TJ
+150
Tstg
Storage Temperature
65 to +150
> 2000
> 200
N/A
500
mA
VESD
ILatchup
Latchup Performance
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. Tested to EIA/JESD22A114A
2. Tested to EIA/JESD22A115A
3. Tested to JESD22C101A
4. Tested to EIA/JESD78
Min
Max
Unit
VCC
DC Supply Voltage
Characteristics
3.0
5.5
VIN
DC Input Voltage
0.0
5.5
DC Output Voltage
0.0
VCC
55
+125
20
ns/V
VOUT
TA
tr , tf
90
419,300
47.9
100
178,700
20.4
110
79,600
9.4
120
37,000
4.2
130
17,800
2.0
140
8,900
1.0
TJ = 80 C
117.8
TJ = 90 C
1,032,200
TJ = 100 C
80
Time, Years
TJ = 120 C
Time, Hours
TJ = 130 C
Junction
Temperature 5C
1
1
10
100
TIME, YEARS
http://onsemi.com
2
1000
MC74VHC1GT125
DC ELECTRICAL CHARACTERISTICS
Symbol
Parameter
Test Conditions
Min
1.4
2.0
2.0
VIH
Minimum HighLevel
Input Voltage
3.0
4.5
5.5
VIL
Maximum LowLevel
Input Voltage
3.0
4.5
5.5
VOH
Minimum HighLevel
Output Voltage
VIN = VIH or VIL
VOL
Maximum LowLevel
Output Voltage
VIN = VIH or VIL
TA = 25C
VCC
(V)
Typ
TA 85C
Max
Min
Max
1.4
2.0
2.0
0.53
0.8
0.8
3.0
4.5
2.9
4.4
3.0
4.5
3.0
4.5
2.58
3.94
3.0
4.5
0.0
0.0
55 TA 125C
Min
Max
1.4
2.0
2.0
0.53
0.8
0.8
0.53
0.8
0.8
2.9
4.4
2.9
4.4
2.48
3.80
2.34
3.66
Unit
0.1
0.1
0.1
0.1
0.1
0.1
3.0
4.5
0.36
0.36
0.44
0.44
0.52
0.52
IIN
Maximum Input
Leakage Current
0 to
5.5
0.10
1.0
1.0
mA
ICC
Maximum Quiescent
Supply Current
5.5
1.0
20
40
mA
ICCT
Quiescent Supply
Current
5.5
1.35
1.50
1.65
mA
IOPD
Output Leakage
Current
VOUT = 5.5 V
0.0
0.5
5.0
10
mA
Maximum 3State
Leakage Current
5.5
0.25
2.5
2.5
mA
Output Leakage
Current
VOUT = 5.5 V
0.0
0.5
5.0
10
mA
IOZ
IOPD
TA = 25C
Symbol
tPLH,
tPHL
tPZL,
tPZH
tPLZ,
tPHZ
Min
TA 85C
55 TA 125C
Parameter
Maximum Propagation
Delay, A to Y
(Figures 3 and 5.)
Typ
Max
Min
Max
CL = 15pF
CL = 50pF
5.6
8.1
8.0
11.5
1.0
1.0
9.5
13.0
12.0
16.0
CL = 15pF
CL = 50pF
3.8
5.3
5.5
7.5
1.0
1.0
6.5
8.5
8.5
10.5
Maximum Output
Enable TIme,OE to Y
(Figures 4 and 5)
CL = 15pF
CL = 50pF
5.4
7.9
8.0
11.5
1.0
1.0
9.5
13.0
11.5
15.0
CL = 15pF
CL = 50pF
3.6
5.1
5.1
7.1
1.0
1.0
6.0
8.0
7.5
9.5
Maximum Output
Disable Time,OE to Y
(Figures 4 and 5)
CL = 15pF
CL = 50pF
6.5
8.0
9.7
13.2
1.0
1.0
11.5
15.0
14.5
18.0
CL = 15pF
CL = 50pF
4.8
7.0
6.8
8.8
1.0
1.0
8.0
10.0
10.0
12.0
10
10
10
Test Conditions
Cin
Cout
Maximum ThreeState
Output Capacitance
(Output in High Impedance
State)
Min
Max
Unit
ns
ns
ns
pF
pF
14
CPD
Power Dissipation Capacitance (Note 5)
pF
5. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation: ICC(OPR) = CPD VCC fin + ICC / 4 (per buffer). CPD is used to determine the
noload dynamic power consumption; PD = CPD VCC2 fin + ICC VCC.
http://onsemi.com
3
MC74VHC1GT125
SWITCHING WAVEFORMS
VCC
OE
50%
VCC
GND
50%
A
tPZL
GND
tPHL
tPLH
tPLZ
50% VCC
50% VCC
tPZH
tPHZ
HIGH
IMPEDANCE
VOL + 0.3V
VOH - 0.3V
50% VCC
TEST POINT
TEST POINT
OUTPUT
DEVICE
UNDER
TEST
HIGH
IMPEDANCE
Figure 5.
DEVICE
UNDER
TEST
CL*
OUTPUT
1 kW
CL *
INPUT
ORDERING INFORMATION
Device
Package
M74VHC1GT125DF1G
M74VHC1GT125DF2G
M74VHC1GT125DT1G
Shipping
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
4
MC74VHC1GT125
PACKAGE DIMENSIONS
SC88A (SC705/SOT353)
CASE 419A02
ISSUE K
NOTES:
1. DIMENSIONING AND TOLERANCING
PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. 419A01 OBSOLETE. NEW STANDARD
419A02.
4. DIMENSIONS A AND B DO NOT INCLUDE
MOLD FLASH, PROTRUSIONS, OR GATE
BURRS.
S
1
DIM
A
B
C
D
G
H
J
K
N
S
D 5 PL
0.2 (0.008)
N
J
C
http://onsemi.com
5
INCHES
MIN
MAX
0.071
0.087
0.045
0.053
0.031
0.043
0.004
0.012
0.026 BSC
--0.004
0.004
0.010
0.004
0.012
0.008 REF
0.079
0.087
MILLIMETERS
MIN
MAX
1.80
2.20
1.15
1.35
0.80
1.10
0.10
0.30
0.65 BSC
--0.10
0.10
0.25
0.10
0.30
0.20 REF
2.00
2.20
MC74VHC1GT125
PACKAGE DIMENSIONS
TSOP5
CASE 48302
ISSUE H
D 5X
NOTE 5
2X
0.10 T
2X
0.20 T
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES
LEAD FINISH THICKNESS. MINIMUM LEAD
THICKNESS IS THE MINIMUM THICKNESS
OF BASE MATERIAL.
4. DIMENSIONS A AND B DO NOT INCLUDE
MOLD FLASH, PROTRUSIONS, OR GATE
BURRS.
5. OPTIONAL CONSTRUCTION: AN
ADDITIONAL TRIMMED LEAD IS ALLOWED
IN THIS LOCATION. TRIMMED LEAD NOT TO
EXTEND MORE THAN 0.2 FROM BODY.
0.20 C A B
M
5
1
4
2
S
K
DETAIL Z
G
A
DIM
A
B
C
D
G
H
J
K
L
M
S
DETAIL Z
C
0.05
SEATING
PLANE
H
T
MILLIMETERS
MIN
MAX
3.00 BSC
1.50 BSC
0.90
1.10
0.25
0.50
0.95 BSC
0.01
0.10
0.10
0.26
0.20
0.60
1.25
1.55
0_
10 _
2.50
3.00
SOLDERING FOOTPRINT*
0.95
0.037
1.9
0.074
2.4
0.094
1.0
0.039
0.7
0.028
SCALE 10:1
mm
inches
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including Typicals must be validated for each customer application by customers technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
http://onsemi.com
6
MC74VHC1GT125/D