EEE

51: Second Semester 2014 - 2015

Lecture 3

Two-Port Networks
Single-Stage Ampliers
EEEI - University of the Philippines Diliman

Today
Two-Port Networks
Single-Stage Ampliers

EEEI - University of the Philippines Diliman

Two-Port Network ReducEon

Can reduce any linear circuit into 4 parameters
I1
V1

I2

I1
I2

+
V2

Linear R, L, C, dependent sources

How convenient are
these representaEons
for EEE 51?

EEEI - University of the Philippines Diliman

V1

2-Port
Network

+
V2

Given 2 terminal parameters (V or I),

we can get the other 2 (V or I)
! V $ ! z
# 1 & = # 11
#" V2 &% #" z21

z12 $! I1
&#
z22 &%#" I 2

$
&
&%

! V $ ! h
h
# 1 & = # 11 12
#" I 2 &% #" h21 h22

$! I $
&# 1 &
&%#" V2 &%

! I $ ! y
# 1 & = # 11
#" I 2 &% #" y21

y12 $! V1
&#
y22 &%#" V2

$
&
&%

! V $ !
$! V2
A
B
1
#
&=#
&#
C
D
#" I1 &% "
%#" I 2

$
&
&%

The Bilateral Hybrid- Two-Port Network

Thevenin equivalent:

Norton equivalent:

Unilateral equivalents?
EEEI - University of the Philippines Diliman

The Unilateral Hybrid- Two-Port Network

Requires only 3 parameters

The Thevenin Equivalent

(Ri, Av, Ro)

The Norton Equivalent

(Ri, Gm, Ro)
Looks very familiar
EEEI - University of the Philippines Diliman

OperaEng CondiEons (1)

No-Load No power draw at the output

Open circuit
io = 0

Short circuit
vo = 0

EEEI - University of the Philippines Diliman

OperaEng CondiEons (2)

Zero-Input No excitaEon at the input
iin
vin

iin
vin = 0

iin
vin

EEEI - University of the Philippines Diliman

iin = 0
vin

Solving for the Hybrid- Parameters (1)

Circuit Transconductance
iin

Solving for Gm:

iout
Gm =
vin

vin

no-load

EEEI - University of the Philippines Diliman

iout
+
vout

No-load
vout = 0

Solving for the Hybrid- Parameters (2)

Circuit Voltage Gain
iin

Solving for Av:

vout
Av =
vin

vin

no-load

EEEI - University of the Philippines Diliman

iout
+
vout

No-load
iout = 0

Solving for the Hybrid- Parameters (3)

Circuit Output Resistance
iin

Solving for Ro:

Ro =

vout
iout

Zero-input
iin = 0 or
+
vin
vin = 0

zero-input

EEEI - University of the Philippines Diliman

iout
+
vout

Solving for the Hybrid- Parameters (4)

Circuit Input Resistance
iin

Solving for Ri:

vin
Ri =
iin

vin

no-load

EEEI - University of the Philippines Diliman

iout
+
vout

No-load
iout = 0

Cascading Two-Port Networks

Circuit A

Circuit B

Av,eq = Av,A
Ri,eq = Ri,A
Ro,eq = Ro,B
Equivalent 2-Port Circuit taking into account loading eects
EEEI - University of the Philippines Diliman

Ri,B
Av,B
Ri,B + Ro,A

So Far
We can analyze small signals
separately from large signals
We can use 2-port networks to
reduce/combine small signal
circuits
Lets look at the small signal
behavior of our basic electronic
circuit building blocks:
Single-stage ampliers

Choices:
D

C
G

B
E

Where do we put in the input?

Where do we get the output?
Where do we start?

EEEI - University of the Philippines Diliman

Transistor Amplier Analysis

Transistor
Circuit

Transistor
DC currents
DC Analysis

Small Signal
Analysis

I C,Q ,VCE,Q

Large signal models

VBE
" V %
I C = I S e VT 1 $1+ CE '
# VA &

EEEI - University of the Philippines Diliman

2-Port
Parameters

Av , Gm , Ro , Ri

gm , ro , r

The Basic Common-Emi`er (CE) Amplier

Full vs. simplied schemaEcs

EEEI - University of the Philippines Diliman

Common-Emi`er DC Analysis
ObjecEve: Determine IC,Q
KVL equaEons 2 equaEons, 2 unknowns (assumpEons?)

VCC I C,Q RL VCE,Q = 0

I C,Q = I S e

VIN
VT

" VCE,Q %
1 $1+
'
VA &
#

In most cases, we will deal with: VOUT = VCE,Q << VA

Thus,

I C,Q = I S e

VIN
VT

VOUT = VCC I C,Q RL

= VCC RL I S e

EEEI - University of the Philippines Diliman

VIN
VT

Common-Emi`er Amplier Small Signal Analysis

Given IC,Q:
r =

VT
I C,Q

gm =

What about the other circuit elements?

Resistors
Independent voltage/current sources
EEEI - University of the Philippines Diliman

I C,Q
VT

ro =

VA
I C,Q

Linear Two-Terminal Devices

Small signal conductance / resistance:
VDC

V
Rsmall signal =
I
IDC

IDC

Slope=1/R
V

VDC

Rsmall signal = R

EEEI - University of the Philippines Diliman

Rsmall signal = 0

Rsmall signal

CE Amplier Small Signal Equivalent Circuit

Gm = gm
Ri = r
Ro = ro || RL
inverEng amplier

Av = Gm Ro
= gm ( ro || RL )

EEEI - University of the Philippines Diliman

Dene: Intrinsic Transistor Gain (ao)

Ideal bias circuit:

Gm = gm

RL

Ri = r

Why?

Ro = ro
Av = Gm Ro = gm ro = ao
ao largest voltage gain out of a single transistor

ao = gm ro =
EEEI - University of the Philippines Diliman

I C,Q VA
V
q VA

= A =
VT I C,Q
VT
kT

How do we interpret voltage gain?

Large signal transfer characterisEc:
VOUT = VCC RL I S e

vout

VIN
VT

Regions of
operaEon?

vin
Note:

I C,max =

VCC VCE,sat
RL

EEEI - University of the Philippines Diliman

VCE,sat

Small Signal Voltage Gain

VOUT = VCC RL I S e

VIN
VT

Av =

Av =

AssumpEons?
VA
EEEI - University of the Philippines Diliman

VOUT
I e
= RL S
VIN
VT

VIN
VT

= RL

I C,Q
VT

VOUT
VIN

Compare to Av = gm ( ro || RL )

Choosing the Bias Point?

Largest gain? Point C
VCC = 5V
RL = 500

EEEI - University of the Philippines Diliman

Transient Response at Point C: Output Swing

VCE,sat

VCC = 5V
RL = 500
EEEI - University of the Philippines Diliman

Transient Response at Point A: Output Swing

VCC = 5V
RL = 500
EEEI - University of the Philippines Diliman

Transient Response at Point B: Output Swing

VCC = 5V
RL = 500
EEEI - University of the Philippines Diliman

Choosing the Bias Point Swing vs. DistorEon

Depends on what you need
VCC = 5V
RL = 500

EEEI - University of the Philippines Diliman

Quiescent DC Power
AmplicaEon requires power input
PDC = VCC I C,Q +VIN I B,Q
I C,Q
= VCC I C,Q +VIN

!
V $
= I C,Q #VCC + IN &
%
"
In general:
Higher gain larger IC,Q higher DC power consumpEon

EEEI - University of the Philippines Diliman

Next MeeEng
Single-Stage Ampliers
Common-Emi`er Biasing
Common-Source Amplier
Common-Base / Common-Gate Amplier
Common-Collector / Common-Drain Amplier

EEEI - University of the Philippines Diliman