Académique Documents
Professionnel Documents
Culture Documents
org
MODULE I
Introduction to VLSI
VLSI Design Flow 'BASIC Vs FPGA
RTL Design Methodologies
Introduction to ASIC verification methodologies VLSI Design Flow Steps Demo
MODULE 2
Basic and Advanced Digital Design
Introduction to Digital Electronics .Arithmetic. Data processing Circuits Universal Logic
Elements Combinational & Sequential Circuits - Design and Analysis 'Shift Registers and
Counters Memories and PLD Finite State Machine Microcontroller Design
o
Clock Dividers
PLD + CPLD
Skew, Jitters
Delay Analysis
MODULE 3
Introduction to Linux
Components of Unix System
Directory Structure
MODULE 4
CMOS Fundamentals
Non Ideal characteristics 13.11- vs FET
CMOS Characteristics
CMOS circuit design
Transistor sizing
Layout and Stick Diagrams
CMOS Processing Steps
Fabrication
CMOS Technology -Current Trends
MODULE 5
FPGA Architecture
Introduction to PLD
Xilinx CPLD - Xc9500
Xilinx FPGA - XC 4000E
Xilinx Spartan 3
ACTEL Architecture
MODULE 6
Verilog HDL RTL Coding and Synthesis
Introduction to Verilog HDL
Applications of Verilog HDL
Verilog HDL language concepts
MODULE 8
Industry Standard Project
Design specification analysis
Creating the design architecture
Partitioning the design
RTL coding in Verilog/VHDL