Académique Documents
Professionnel Documents
Culture Documents
DM7490A
Decade and Binary Counters
General Description
Features
The DM7490A monolithic counter contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the
count cycle length is divide-by-five.
The counter has a gated zero reset and also has gated setto-nine inputs for use in BCD nines complement applications.
To use the maximum count length (decade or four-bit
binary), the B input is connected to the QA output. The
input count pulses are applied to input A and the outputs
are as described in the appropriate Function Table. A symmetrical divide-by-ten count can be obtained from the
counters by connecting the QD output to the A input and
applying the input count to the B input which gives a divideby-ten square wave at output QA.
Ordering Code:
Order Number
DM7490AN
Package Number
N14A
Package Description
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Connection Diagram
DS006533
www.fairchildsemi.com
August 1986
DM7490A
Function Tables
Logic Diagram
Outputs
QD
QC
QB
QA
L
Outputs
QA
QD
QC
QB
L
R0(2)
H
H
Outputs
QD
QC
QB
The J and K inputs shown without connection are for reference only and
are functionally at a HIGH level.
QA
R9(1)
R9(2)
COUNT
COUNT
COUNT
COUNT
H = HIGH Level
L = LOW Level
X = Dont Care
Note 1: Output QA is connected to input B for BCD count.
Note 2: Output QD is connected to input A for bi-quinary count
www.fairchildsemi.com
Supply Voltage
Note 3: The Absolute Maximum Ratings are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The Recommended Operating Conditions table will define the conditions
for actual device operation.
7V
Input Voltage
5.5V
0C to +70C
65C to +150C
Parameter
Min
Nom
Max
4.75
5.25
Units
VCC
Supply Voltage
VIH
VIL
0.8
IOH
0.8
mA
IOL
16
mA
fCLK
Clock Frequency
32
(Note 4)
16
Pulse Width
15
(Note 4)
30
Reset
15
tW
tREL
25
TA
MHz
ns
ns
C
70
DC Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Symbol
Parameter
Conditions
VI
VCC = Min, II = 12 mA
VOH
HIGH Level
VOL
II
IIH
IIL
Min
2.4
Output Voltage
LOW Level
Output Voltage
Typ
(Note 5)
Max
Units
1.5
3.4
0.2
V
0.4
mA
HIGH Level
VCC = Max
80
Input Current
VI = 2.7V
Reset
40
120
LOW Level
VCC = Max
3.2
Input Current
VI = 0.4V
Reset
1.6
4.8
IOS
ICC
Supply Current
18
29
mA
57
mA
42
mA
www.fairchildsemi.com
DM7490A
DM7490A
AC Switching Characteristics
at VCC = 5V and TA = 25C
Symbol
fMAX
tPLH
Parameter
Min
Maximum Clock
A to QA
32
Frequency
B to QB
16
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPHL
RL = 400, CL = 15 pF
To (Output)
From (Input)
Units
MHz
A to QA
16
ns
A to QA
18
ns
A to QD
48
ns
A to QD
50
ns
B to QB
16
ns
B to QB
21
ns
B to QC
32
ns
B to QC
35
ns
B to QD
32
ns
B to QD
35
ns
SET-9 to QA, QD
30
ns
SET-9 to QB, QC
40
ns
40
ns
SET-0
Any Q
www.fairchildsemi.com
Max
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
2. A critical component in any component of a life support
device or system whose failure to perform can be reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
www.fairchildsemi.com