Académique Documents
Professionnel Documents
Culture Documents
1. General description
The 74HC153; 74HCT153 is a dual 4-input multiplexer. The device features independent
enable inputs (nE) and common data select inputs (S0 and S1). For each multiplexer, the
select inputs select one of the four binary inputs and routes it to the multiplexer output
(nY). A HIGH on E forces the corresponding multiplexer outputs LOW. Inputs include
clamp diodes. This enables the use of current limiting resistors to interface inputs to
voltages in excess of VCC.
74HC153; 74HCT153
NXP Semiconductors
3. Ordering information
Table 1.
Ordering information
Type number
74HC153N
Package
Temperature range
Name
Description
Version
40 C to +125 C
DIP16
SOT38-4
40 C to +125 C
SO16
SOT109-1
40 C to +125 C
SSOP16
SOT338-1
40 C to +125 C
TSSOP16
SOT403-1
74HCT153N
74HC153D
74HCT153D
74HC153DB
74HCT153DB
74HC153PW
74HCT153PW
4. Functional diagram
1
6
5
4
3
6
10
11
12
14
13
2
14
Fig 1.
10
S1
11
1E
12
15
2E
13
Logic symbol
74HC_HCT153
1Y
2Y
2E
1I0
1I1
1I2
1Y
MUX
1I3
S0
S1
2I0
2I1
2I2
2Y
MUX
2I3
2E
15
001aal843
Fig 2.
001aal844
Functional diagram
2 of 17
74HC153; 74HCT153
NXP Semiconductors
1E
1I3
1I2
1I1
1I0
S0
S1
2I3
2I2
1Y
Fig 3.
2I1
2Y
2I0
2E
001aal845
Logic diagram
5. Pinning information
5.1 Pinning
+&
+&7
(
9&&
6
(
,
6
(
9&&
,
6
(
O
6
,
+&
+&7
,
,
O
O
,
,
O
O
O
O
<
O
*1'
<
<
,
*1'
<
DDD
Fig 4.
DDD
74HC_HCT153
Fig 5.
3 of 17
74HC153; 74HCT153
NXP Semiconductors
Pin description
Symbol
Pin
Description
1E, 2E
1, 15
S0, S1
14, 2
6, 5, 4, 3
1Y
GND
ground (0 V)
2Y
VCC
16
supply voltage
6. Functional description
Table 3.
Function table
H = HIGH voltage level; L = LOW voltage level; X = dont care.
select Inputs
data inputs
output enable
output
S0
S1
nI0
nI1
nI2
nI3
nE
nY
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
VCC
supply voltage
Conditions
Min
Max
Unit
0.5
+7
20
mA
20
mA
25
mA
[1]
IOK
[1]
IO
output current
ICC
supply current
50
mA
IGND
ground current
50
mA
Tstg
storage temperature
65
+150
IIK
74HC_HCT153
4 of 17
74HC153; 74HCT153
NXP Semiconductors
Table 4.
Limiting values continued
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Ptot
[1]
[2]
Parameter
Conditions
Min
Max
Unit
DIP16 package
750
mW
500
mW
[2]
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
For DIP16 package: Ptot derates linearly with 12 mW/K above 70 C.
For SO16 package: Ptot derates linearly with 8 mW/K above 70 C.
For (T)SSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 C.
Conditions
VCC
supply voltage
VI
input voltage
VO
output voltage
Tamb
ambient temperature
t/V
74HC153
74HCT153
Unit
Min
Typ
Max
Min
Typ
Max
2.0
5.0
6.0
4.5
5.0
5.5
VCC
VCC
VCC
VCC
40
+25
+125
40
+25
+125
VCC = 2.0 V
625
ns/V
VCC = 4.5 V
1.67
139
1.67
139
ns/V
VCC = 6.0 V
83
ns/V
9. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
25 C
Conditions
Min
Typ
Min
Max
Min
Max
74HC153
VIH
VIL
HIGH-level
input voltage
LOW-level
input voltage
74HC_HCT153
VCC = 2.0 V
1.5
1.2
1.5
1.5
VCC = 4.5 V
3.15
2.4
3.15
3.15
VCC = 6.0 V
4.2
3.2
4.2
4.2
VCC = 2.0 V
0.8
0.5
0.5
0.5
VCC = 4.5 V
2.1
1.35
1.35
1.35
VCC = 6.0 V
2.8
1.8
1.8
1.8
5 of 17
74HC153; 74HCT153
NXP Semiconductors
Table 6.
Static characteristics continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
VOH
VOL
HIGH-level
output voltage
LOW-level
output voltage
25 C
Conditions
Min
Typ
Max
Min
Max
Min
Max
VI = VIH or VIL
IO = 20 A; VCC = 2.0 V
1.9
2.0
1.9
1.9
IO = 20 A; VCC = 4.5 V
4.4
4.5
4.4
4.4
IO = 20 A; VCC = 6.0 V
5.9
6.0
5.9
5.9
3.98
4.32
3.84
3.7
5.48
5.81
5.34
5.2
IO = 20 A; VCC = 2.0 V
0.1
0.1
0.1
IO = 20 A; VCC = 4.5 V
0.1
0.1
0.1
VI = VIH or VIL
IO = 20 A; VCC = 6.0 V
0.1
0.1
0.1
0.15
0.26
0.33
0.4
0.16
0.26
0.33
0.4
II
input leakage
current
VI = VCC or GND;
VCC = 6.0 V
0.1
ICC
supply current
VI = VCC or GND; IO = 0 A;
VCC = 6.0 V
8.0
80
160
CI
input
capacitance
3.5
pF
74HCT153
VIH
HIGH-level
input voltage
2.0
1.6
2.0
2.0
VIL
LOW-level
input voltage
1.2
0.8
0.8
0.8
VOH
HIGH-level
output voltage
4.4
4.5
4.4
4.4
IO = 4.0 mA
3.98
4.32
3.84
3.7
LOW-level
output voltage
0.1
0.1
0.1
0.15
0.26
0.33
0.4
VOL
II
input leakage
current
VI = VCC or GND;
VCC = 5.5 V
0.1
ICC
supply current
VI = VCC or GND; IO = 0 A;
VCC = 5.5 V
80
160
ICC
additional
supply current
45
162
203
221
nE
60
216
270
294
Sn
135
486
608
662
3.5
pF
CI
input
capacitance
74HC_HCT153
6 of 17
74HC153; 74HCT153
NXP Semiconductors
25 C
Conditions
Min
40 C to +85 C
Typ Max
40 C to +125 C Unit
Min
Max
Min
Max
74HC153
tpd
propagation
delay
[1]
VCC = 2.0 V
47
145
180
220
ns
VCC = 4.5 V
17
29
36
44
ns
VCC = 5.0 V; CL = 15 pF
14
ns
VCC = 6.0 V
14
25
31
38
ns
VCC = 2.0 V
50
150
190
225
ns
VCC = 4.5 V
18
30
38
45
ns
VCC = 5.0 V; CL = 15 pF
15
ns
VCC = 6.0 V
14
26
33
38
ns
VCC = 2.0 V
33
100
125
150
ns
VCC = 4.5 V
12
20
25
30
ns
VCC = 5.0 V; CL = 15 pF
10
ns
10
17
21
26
ns
VCC = 2.0 V
19
75
95
110
ns
VCC = 4.5 V
15
19
22
ns
VCC = 6.0 V
tt
transition time
[2]
see Figure 6
VCC = 6.0 V
CPD
13
16
19
ns
30
pF
19
34
43
51
ns
16
ns
VCC = 4.5 V
13
24
30
36
ns
VCC = 5.0 V; CL = 15 pF
16
ns
per package;
VI = GND to VCC
[3]
HIGH to LOW
propagation
delay
[1]
LOW to HIGH
propagation
delay
power
dissipation
capacitance
74HCT153
tPHL
VCC = 4.5 V
VCC = 5.0 V; CL = 15 pF
tPLH
74HC_HCT153
[1]
7 of 17
74HC153; 74HCT153
NXP Semiconductors
Table 7.
Dynamic characteristics continued
GND = 0 V; tr = tf = 6 ns; CL = 50 pF; for test circuit, see Figure 8; unless otherwise specified
Symbol Parameter
25 C
Conditions
Min
tpd
propagation
delay
[1]
Min
Max
20
34
43
51
ns
17
ns
14
27
34
41
ns
11
ns
15
19
22
ns
30
pF
[1]
[2]
see Figure 6
VCC = 4.5 V
power
dissipation
capacitance
Max
VCC = 4.5 V
VCC = 5.0 V; CL = 15 pF
CPD
Min
VCC = 5.0 V; CL = 15 pF
VCC = 4.5 V
transition time
Typ Max
40 C to +125 C Unit
[1]
tt
40 C to +85 C
[3]
per package;
VI = GND to VCC 1.5 V
[2]
[3]
9,
90
,QOQLQSXW
90
*1'
W3+/
92+
W3/+
9<
90
Q<RXWSXW
90
9;
92/
W7+/
W7/+
DDD
Fig 6.
Waveforms showing the input (1In, 2In) to output (1Y, 2Y) propagation delays and output transition times
Table 8.
Measurement points
Type
Input
Output
VM
VM
VX
VY
74HC153
0.5VCC
0.5VCC
0.1VCC
0.9VCC
74HCT153
1.3 V
1.3 V
0.1VCC
0.9VCC
74HC_HCT153
8 of 17
74HC153; 74HCT153
NXP Semiconductors
9,
90
6QQ(LQSXW
90
*1'
W3+/
92+
W3/+
9<
90
Q<RXWSXW
90
9;
92/
W7+/
W7/+
DDD
Fig 7.
Waveforms showing the input (Sn, nE) to output (nY) propagation delays
9,
QHJDWLYH
SXOVH
W:
90
*1'
9,
WI
WU
WU
WI
SRVLWLYH
SXOVH
*1'
90
90
90
W:
9&&
*
9,
92
'87
57
&/
DDK
Fig 8.
Table 9.
Test data
Type
Input
Load
Test
VI
tr, tf
CL
74HC153
VCC
6.0 ns
15 pF, 50 pF
tPLH, tPHL
74HCT153
3.0 V
6.0 ns
15 pF, 50 pF
tPLH, tPHL
74HC_HCT153
9 of 17
74HC153; 74HCT153
NXP Semiconductors
627
0(
VHDWLQJSODQH
'
$
$
$
/
F
H
=
Z 0
E
E
H
E
0+
SLQLQGH[
(
PP
VFDOH
',0(16,216LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
81,7
$
PD[
$
PLQ
$
PD[
E
E
E
F
'
(
H
H
/
0(
0+
Z
=
PD[
PP
LQFKHV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPLQFKPD[LPXPSHUVLGHDUHQRWLQFOXGHG
Fig 9.
5()(5(1&(6
287/,1(
9(56,21
,(&
-('(&
627
-(,7$
(8523($1
352-(&7,21
,668('$7(
74HC_HCT153
10 of 17
74HC153; 74HCT153
NXP Semiconductors
62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
627
'
(
$
;
F
\
+(
Y 0 $
=
4
$
$
$
$
SLQLQGH[
/S
/
H
Z 0
ES
GHWDLO;
PP
VFDOH
',0(16,216LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
PP
LQFKHV
R
R
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPLQFKPD[LPXPSHUVLGHDUHQRWLQFOXGHG
5()(5(1&(6
287/,1(
9(56,21
,(&
-('(&
627
(
06
-(,7$
(8523($1
352-(&7,21
,668('$7(
11 of 17
74HC153; 74HCT153
NXP Semiconductors
6623SODVWLFVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
'
627
(
$
;
F
\
+(
Y 0 $
=
4
$
$
$
$
SLQLQGH[
/S
/
GHWDLO;
Z 0
ES
H
PP
VFDOH
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
PP
R
R
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
627
5()(5(1&(6
,(&
-('(&
-(,7$
(8523($1
352-(&7,21
,668('$7(
02
12 of 17
74HC153; 74HCT153
NXP Semiconductors
76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
'
627
(
$
;
F
\
+(
Y 0 $
=
4
$
SLQLQGH[
$
$
$
/S
/
H
GHWDLO;
Z 0
ES
PP
VFDOH
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
PP
R
R
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
627
5()(5(1&(6
,(&
-('(&
-(,7$
(8523($1
352-(&7,21
,668('$7(
02
13 of 17
74HC153; 74HCT153
NXP Semiconductors
12. Abbreviations
Table 10.
Abbreviations
Acronym
Description
CMOS
DUT
ESD
ElectroStatic Discharge
HBM
LSTTL
MM
Machine Model
TTL
Transistor-Transistor Logic
Revision history
Document ID
Release date
Change notice
Supersedes
74HC_HCT153 v.5
20140123
74HC_HCT153 v.4
Modifications:
74HC_HCT153 v.4
20131128
74HC_HCT153 v.3
74HC_HCT153 v.3
20130722
74HC_HCT153_CNV v.2
74HC_HCT153_CNV v.2
19970827
Product specification
74HC_HCT153
14 of 17
74HC153; 74HCT153
NXP Semiconductors
Product status[3]
Definition
Development
This document contains data from the objective specification for product development.
Qualification
Production
[1]
Please consult the most recently issued document before initiating or completing a design.
[2]
[3]
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
14.2 Definitions
Draft The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
14.3 Disclaimers
Limited warranty and liability Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
74HC_HCT153
15 of 17
74HC153; 74HCT153
NXP Semiconductors
14.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
74HC_HCT153
16 of 17
NXP Semiconductors
74HC153; 74HCT153
Dual 4-input multiplexer
16. Contents
1
2
3
4
5
5.1
5.2
6
7
8
9
10
11
12
13
14
14.1
14.2
14.3
14.4
15
16
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Ordering information . . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
Pinning information . . . . . . . . . . . . . . . . . . . . . . 3
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
Functional description . . . . . . . . . . . . . . . . . . . 4
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4
Recommended operating conditions. . . . . . . . 5
Static characteristics. . . . . . . . . . . . . . . . . . . . . 5
Dynamic characteristics . . . . . . . . . . . . . . . . . . 7
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 10
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Revision history . . . . . . . . . . . . . . . . . . . . . . . . 14
Legal information. . . . . . . . . . . . . . . . . . . . . . . 15
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 15
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Contact information. . . . . . . . . . . . . . . . . . . . . 16
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section Legal information.