Académique Documents
Professionnel Documents
Culture Documents
14/04/15
Dynamic Power
Internal power(PInternal )
14/04/15
Switching power
G
S
GND
14/04/15
CL
Internal power
14/04/15
14/04/15
The leakage power is consumed by the circuit when the output is at stable
state
Main components:
Gate leakage current
The current that flows directly from the gate
through the oxide to the
substrate due to gate oxide tunneling and hot carrier injection
Sub threshold leakage current
The current that flows from drain to source of a transistor operating in the
weak inversion region
Reverse bias PN junction leakage current
The current that results due to minority carrier drift and generation of
electron/hole pair in the depletion regions
14/04/15
14/04/15
14/04/15
14/04/15
Clock Gating
14/04/15
Q
Input
Enable
clock
D
CK
14/04/15
14/04/15
LOW TO HIGH
LEVEL SHIFTER
LOW
VOLTAGE
BLOCK
HIGH TO LOW
LEVEL SHIFTER
HIGH
VOLTAGE
BLOCK
VDD1 = 1.8V
CPU
Higher
voltage
RAM
Higher
voltage
GND=0V
14/04/15
VDD2= 1.2V
Peripherals
Lower voltage
14/04/15
14/04/15
Multi Vt
Power gating
14/04/15
Multi-Vt
14/04/15
Multi-Vt
Two approaches
Timing critical design
Insert all the low Vt cells to achieve timing
Selectively replace low Vt cells by High-Vt cells in non critical paths to
reduce the leakage
14/04/15
Power Gating
14/04/15
Portion of the chip (Certain blocks ) are shut down during the period of
inactivity of those blocks
Reduces leakage power of the inactive blocks during powered off state
14/04/15
14/04/15
Power
Gated
Block
Power_U
p
Isolation
Cell
Always
On
Block
Q
Main
Register
save
restore
Shadow
Register
CLK
SAVE
RESTORE
14/04/15
14/04/15
Level Shifters
Power gating cells (Headers/Footers)
Isolation cells
Retention registers
14/04/15
Level Shifters
Level Shifter : Cell (typically buffers) that translates inputs with one voltage
swing to an output with a different voltage swing
In a multi voltage design, there are multiple voltage islands. In such case when
signal crosses the boundary from one domain to other domain and logic level
switching voltages are not the same, level shifter cells must be inserted to convert
the signal voltage to the correct voltage at the receiving domain
OUTL
14/04/15
vss
High to low level shifter
If we do not use high to low level shifters then there are no latchup or
break down problem but it may cause rise time and fall time faster
In the case of down shifting, the level shifter cell can be just a simple
inverter or buffer. As shown in figure, high to low level shifter can be
quite simple, essentially two inverters in series
High to low level shifters are very simple compared to low to high level
shifters. It requires single supply voltage
14/04/15
OUTL
vss
14/04/15
Level shifters should be placed in the destination domain for up shifting as well as
down shifting
As we need low voltage supply for high to low level shifter we should place such
level shifters in the low voltage domain. However we can place them in the high
voltage domain also, but then power routing for such cells become a critical task.
For low to high level shifters, output driver has higher supply current requirement.
Thus we need to apply high voltage for output driver. So, we should place low to
high level shifters in to high voltage domain.
Following figures explains the placement of level shifters.
14/04/15
Place the level shifters in the receiving domain in the lower domain for Highto-Low level shifters, in the higher domain for High-to-Low level shifters
Pitfalls:
Interfaces between domains that may both be higher or lower voltage with
respect to each other will require specialized level shifter components and make
the setup and hold timing verification across such interfaces very complex
14/04/15
If we do not use high to low level shifters then it may cause rise time and fall
time faster for the receiving domain and that can cause hold violations
So, for safe timing closure we need to insert high to low level shifters when
signal interacts between high voltage domain to low voltage domain
If the difference between low voltage and high voltage is more then 25% then a
signal from low voltage domain to high voltage domain can turn on both
transistors PMOS as well as NMOS in the receiving cell and cause the crowbar
current that increases the power consumption
If a signal from low voltage domain is driving a cell in high voltage domain, it
may result in significant rise or fall time degradation. This may cause the setup
violations in the receiving domain
So, to prevent power consumption due to crowbar current and setup time
14/04/15
violations, we need to insert proper level shifters
Power gating:
14/04/15
Isolation Cells
14/04/15
Isolation cells are basically used to isolate the output signals of the power
gated block from the always on block Isolation ensures that there are no
floating inputs to the active power domain, which could result in crowbar
current
With a header style switch fabric, the internal nodes and outputs of the power gated block
collapse down towards to ground rail when the switch is turned off
With a footer style switch fabric, the internal nodes and outputs of the power gated block
charges towards to supply rail when the switch is turned off
But there is no guarantee that the power gated nodes will ever fully discharge to ground or
fully charged to the supply
So, the challenge for power gating designs is that the outputs of the power gated block may
ramp off very slowly. The result could be that these outputs spend a significant amount of
time at threshold voltage, causing large crowbar currents in the always powered on block
To prevent these crowbar currents, isolation cells are placed between the outputs of the
power gated block and the inputs of the always on block
14/04/15
14/04/15
14/04/15
Recommendations:
Isolate the outputs of power gated blocks.
Pitfalls:
Make sure the isolation cells really are always powered on.
Isolation clamps on clocks can considerably complicate the clock tree synthesis
and timing closure. Clock tree balancing in particular can become difficult. If
possible, avoid clocks that are generated in a power gated block and used
externally to the block
14/04/15
Retention Registers
Shadow Register: The section of a retention register retains the register state
during power down. Also known as a balloon registers (due to the topology of
some implementations).
D
Q
Main
Register
save
restore
Shadow
Register
CLK
14/04/15
SAVE
RESTORE
Retention Registers
Retention registers are used in power gating technique. For some power-gated
blocks, it is highly desirable to retain the internal state of the block during
power down, and to restore this state during power up
Such a retention strategy can save significant amounts of time and power
during power up. One way of implementing such a retention strategy is to use
retention registers in place of ordinary flip-flops
Retention registers typically have an auxiliary or shadow register that is slower
than the main register but which has much less leakage current. The shadow
register is always powered up, and stores the contents of the main register
during power gating
Partial State Retention: Retaining the partial state means retaining only some
14/04/15 of the internal state of the block to reduce the area.
Thank You
14/04/15