Vous êtes sur la page 1sur 5

Date: _____________________

FINAL Examination
Program:

B.Sc. Electrical (Electronics) Engineering, (7th Semester; Final term examination)

Paper

VLSI System Design Theory(ES-412)

Total Marks: 20

Instructor:

Engr. M. Aqeel Anwar Kamboh

Time: 30 min

OBJECTIVE PAPER

Chose the correct answers:


(20)

i.

What is the difference between wire and reg


A)
B)
C)
D)

ii.

64 x 1 mux need an adress of


A)
B)
C)
D)

iii.

bits

3
4
5
6

For delays we use


A)
B)
C)
D)

iv.

Wire is for input and reg for output


Wire is for output and reg for output
Wire use for output and reg is use for register
Non of above

Muxes
Registers
Adder
Gates

Full adder needs minimum of


A)
B)
C)
D)

5
6
4
3

gates

v.

Limitations of half adder is


A)
B)
C)
D)

vi.

For 4 x 2 encoder we need minimum of


A)
B)
C)
D)

vii.

Wave
Simulation
Run all
Run

Mux
Gates
Registers
Non of above

De-Mux can be implimented using the logic of


A)
B)
C)
D)

xi.

Gates
For loop
While loop
Case or if else

For making a counter we dont need


A)
B)
C)
D)

x.

1
2
3
4

For checking wave form we use


A)
B)
C)
D)

ix.

gate

For implimenting mux we need


A)
B)
C)
D)

viii.

It cannot take carrey bit of the previous operation


More number of gates
Need more calculation defore implimentation
All of above

Mux
Gates
Both Mux and Gates
Non of above

For creating 1 bit memory in verilog we use

command

A) 1 bit mux
B) 1 bit gate
C) 1 bit register
D) Non of above
xii.

32 bits can be written in the form of coding


A)
B)
C)
D)

xiii.

Always@* is use when


A)
B)
C)
D)

xiv.

We dont need any register


We dont need initialization point
We dont need clock
We need posedge of the clock

Full adder output for the combination (a = 0 b = 1 cin = 1)


A)
B)
C)
D)

xv.

Reg [31:0] var


Input reg [31:0] var
Output reg [31:0] var
All of above

Output = 1 Carry = 0
Output = 0 Carry = 0
Output = 1 Carry = 0
Output = 1 Carry = 1

Code conversion circuits mostly uses


A) AND-OR gates
B) AND gates
C) OR gates
D) XOR gates

xvi.

3 bits full adder contains


A)
B)
C)
D)

xvii.

3 combinational inputs
4 combinational inputs
6 combinational inputs
8 combinational inputs

A circuit that converts n inputs to 2^n outputs is called

A)
B)
C)
D)
xviii.

The nor function is the dual of


A)
B)
C)
D)

xix.

AND function
OR funcation
XOR function
NAND function

Begin statement is use


A)
B)
C)
D)

xx.

Encoder
Decoder
Comparator
Carry look ahead

Before case
After case
Middle of the case
End of the case

For XOR we use operator


A)
B)
C)
D)

^
&

Date:___________________

FINAL Examination
Program:

B.Sc. Electrical (Electronics) Engineering, (7th Semester; Final term examination)

Paper

VLSI System Design Theory(ES-412)

Total Marks: 40

Instructor:

Engr. M. Aqeel Anwar Kamboh

Time: 2 hours 30 min

SUBJECTIVE PAPER
Question: Draw the gate base diagram for Full adder also write a truth table for full adder of two
inputs and write down the equation for implimentation of adder.

Vous aimerez peut-être aussi