Vous êtes sur la page 1sur 12

EE 171

BJT Large Signal Model and Analysis


(Sections 4.4 to 4.5)

University of California, Santa Cruz


April 24, 2007
2000 Prentice Hall Inc.

Large Signal DC Models


Used to find the operating point of the circuit
Replace BJT with batteries and/or current sources

Three possible models


Active Region
Saturation Region
Cutoff Region

2000 Prentice Hall Inc.

Active Region

Base-emitter junction is forward biased (VBE = 0.7)


VCE > 0.2 v
Refer to IV curves on slides 5 and 18 (last lecture)
Will need to show that currents flow in the direction indicated
and VCE > 0.2 v

BJT large-signal models. (Note: Values shown are appropriate for typical small-signal silicon devices at
a temperature
2000 Prentice
Inc.
ofHall
300K.

Saturation Region

Again base-emitter junction is forward biased, VBE = 0.7 V


VCE ~ 0.2 V and IB > IC
Refer to slide 16 from last lecture
Will need to show that currents flow in the direction indicated
and IB > I C

BJT large-signal models. (Note: Values


shown
appropriate
for typical small-signal silicon devices at
2000are
Prentice
Hall Inc.
a temperature of 300K.

Cutoff Region
Both junctions are reverse biased
No current flows through the device
Will need to show that VBE and VBC are less than 0.5 v

BJT large-signal models. (Note: Values shown are appropriate for typical small-signal silicon devices at
a temperature of 300K.
2000 Prentice Hall Inc.

Large Signal DC analysis


Replace the circuit with one of the three models and see
which one meets all of the constraints
Typically want the circuit in active region for amplification
purposes
Fixed-base bias circuit:

2000 Prentice Hall Inc.

Example
Lets find the operating point of the circuit below.
Lets do this for =100 and =300.

200 k

1 k

Circuit for Example 4.4.

2000 Prentice Hall Inc.

Fixed Base Bias Circuits: Option #1


Variations in may result in the circuit operating in saturation
Poor amplification of Ic

Figure 4.25 Load lines for Examples 4.4 and 4.5.


2000 Prentice Hall Inc.

Fixed Base Bias Circuits: Option #2


Use two voltage sources
Less susceptible to variations in (see Example 4.6)

Disadvantages
Two power supplies needed
Cant add a coupling capacitor
(AC signals will short to ground)

2000 Prentice Hall Inc.

Fixed Base Bias Circuits: Option #3


Four resistor bias circuit
Base not connected to ground through a battery
(coupling capacitor possible)

Single power supply used

10 k

1 k

5 k

1 k

2000 Prentice Hall Inc.

Four Resistor Bias Circuit


R1 and R2 determine base voltage
Use voltage divider (replace base input with a Thevenin equivalent
circuit)
Need to confirm that base current is smaller than currents through the
resistors)
Dont want large resistances
R2
V
=
VCC
B
(compare Example 4.7 with Exercise 4.13)
R1 + R 2
RB =

2000 Prentice Hall Inc.

R 1R 2
R1 + R 2

Fixed Base Bias Circuits: Option #4


Bias circuits can also be designed using current sources
Easier to implement in integrated circuits (less resistors, use transistors to
design current sources)

Goal for all bias circuits

independence

Operate off of
a single power
supply

2000 Prentice Hall Inc.

Vous aimerez peut-être aussi