AY 2015-16 Homework no.

1 of 2

ELECTROMAGNETIC COMPATIBILITY A + B
Homework no. 1

Problem no. 1
In order to illustrate that the LISN essentially presents
50 impedances between phase/neutral and ground,
use SPICE to plot the frequency response of the
impedance Z looking into one side of the LISN shown
in the figure in the frequency range for CE verification
for two cases of impedance seen looking into the
power net: (1) short-circuit, and (2) open circuit load.
Determine the impedance values at each end of the frequency band.

Problem no. 2
The power supply filter shown in the figure is composed of an ideal common-mode choke
with L = M = 20 mH, a green-wire inductor with Lw = 10 mH, and a line-to-line capacitor with
CX = 50 nF. Since the objective here is to evaluate the common-mode (CM) insertion loss (IL)
of the filter:
L
Phase
a) Draw the equivalent CM circuit of the test setup used
M Neutral
CX
to measure the filter CM IL (remember that both the
signal source and the receiver used for IL
L
measurement have 50 internal impedances);
b) Derive an analytical expression for the filter CM IL;
Green wire
Lw

c) Draw an asymptotic diagram (Bode plot) of the

obtained IL;
d) Evaluate the filter cutoff frequency in Hz.

Verify your prediction by modelling the test setup for CM IL measurement in SPICE.

Problem no. 3
For the power supply filter shown in the figure:
e) Draw the equivalent DM and CM circuits of the
test setup used for DM and CM IL measurement
(both the signal source and the receiver used for
IL measurement have 50 internal impedances);
f) Derive an analytical expression for the DM and
CM ILs of the filter;

Phase

CX

Neutral

CY
Green wire

CY

AY 2013-14 Homework no. 1

2 of 2

g) Draw an asymptotic diagram (Bode plot) of the obtained ILs;

h) Evaluate analytical expressions for the CM and DM cutoff frequencies of the filter;
i) Select the values of CX and CY yielding a DM IL 40 dB at 10 MHz, and a CM IL 25 dB
at 15 MHz;
j) Include the effects due to component leads (assume Llead 16 nH) and plot (by SPICE)
the filter modal ILs. In the CE frequency interval, which IL is mainly affected by nonideal behaviour of components? Why?
k) What does it happen if CX is realized by parallel connecting 10 capacitors, instead of
using a single capacitor with capacitance value CX? Use SPICE to plot the obtained ILs.

Problem no. 4
A digital product was tested for compliance with CE requirements foreseen by FCC class B CE
specifications in the frequency interval 150 kHz 30 MHz.
The product failed the test at two frequency points, i.e., at f1 = 3 MHz and f2 = 15 MHz.
At these frequencies, the voltage levels measured at the LISN ports by a (vector) spectrum
analyser are
1. At f1: VL1 = 12.176 mV (phase 10 deg), and VL2 = 12.56 mV (phase 190 deg);
2. At f2: VL1 = 11.6 mV (phase 30 deg), and VL2 = 12.1 mV (phase 30 deg).
The designer wants to solve the problem using a filter composed of an inductor (L) and a
capacitor (C) only. Resorting to modal analysis and to the concept of modal ILs:
a) Select the better filter topology (remember that you can use an inductor and a
capacitor only);
b) Referring to the typical setup used for CM and DM IL measurement, derive an
analytical expression for the DM and CM ILs of such a filter;
c) Based on the previous answer, select the values of L and C which theoretically make
the product compliant with FCC CE (class B, quasi-peak detector) requirements.