Vous êtes sur la page 1sur 12

DIGITAL LOGIC DESIGN PROJECT

TOPIC:EVENT COUNTER
WHAT IS A EVENT COUNTER?
Found on many data acquisition devices,
event counter counts the no of times a digital
signal changes state. The event counter
counts the transitions of the clock source and
the gating mechanism is simply an enable
switch telling it either to count the signal or
ignore the signal.
INTRODUCTION TO EVENT COUNTER:
In digital logic and computing, a counter is a
device which stores (and sometimes
displays) the number of times a
particular event or process has occurred,
often in relationship to a clock signal. The
most common type is a sequential digital
logic circuit with an input line called the
"clock" and multiple output lines. The values
on the output lines represent a number in
the binary or BCD number system. Each
pulse applied to the clock
input increments or decrements the number
in the counter.
A counter circuit is usually constructed of a
number of flip-flops connected in cascade.

Counters are a very widely-used component


in digital circuits, and are manufactured as
separate integrated circuits and also
incorporated as parts of larger integrated
circuits.
The event counter counts the transitions of
the clock source . Upon initialization ,the
count is set to zero counts and increments
plus one on each clock transition.
Some event counters allow pre setting values
with countdown functions . Like the internal
clock ,this feature is device dependent.
COMPONENTS REQUIRED FOR THE PROJECT:
IC 555
IC 4033
LT543 (7-SEGMENT DISPLAY)
RESISTORS OF VALUES- 47kohm , 220kohm ,
470ohm,47 kohm
CAPACITOR 0.01 MICROFARAD
DIODE IN4007
SWITCH
The IC 4033 is another Johnson decade
counter/decoder IC specifically designed for
working with 7 segment displays. Basically

its a clock or pulse counter IC which


responds to positive pulses at its clock input
and decodes it serially to produce a directly
readable display of the count number
through the connected 7 segment display
module

PIN CONFIGURATION OF IC 4033:


Pin 1: Its the clock input pinout of the IC,
which is assigned for accepting positive clock
signals or the pulses which needs to
be checked or counted.
Pin 2: Its the clock inhibit pinout of the IC,
As the name refers to, this pinout could be
used for inhibiting the IC from responding to
the input pulses by configuring this pinout to

the positive supply or the Vdd. Conversely in


order to allow normal functioning of the IC
this pinout should be grounded.
Pin 3,4: These are the Ripple blanking IN
and Ripple blanking OUT pinouts of the IC,
which provides the user with the option of
either allowing the non-significant zeros to be
displayed or to be left out from the
connected digital displays.
Pin 14: Its the lamp test pinout of the IC.
As the name signifies it is used for testing the
connected digital displays in terms of
illumination level. When this pinout is
connected to a high level or the positive
supply, the normal function of the IC is
disabled and all the digits of the 7
segment display are applied with a high state
so that the digits are allowed to get
illuminated together. This allows us to test
the intensity levels of the digits and if any of
the display digits are not functioning
optimally or are dim due to some
malfunction.
Pin 6,7,9,10,11,12,13: All these pinouts are
the outputs of the IC which are configured
with the discussed 7 segment digital display

module.
Pin 15: Its the reset input of the IC, a high
logic or applying the supply voltage to this
pin resets IC completely, resulting in clearing
all the data from the display and restoring it
to zero.
Pin 5: Its the carryout pin out of the IC, it
sends a high logic output after every 10 legit
clocks at the clock pin1 of the IC. Thus pin5 is
used as a clock output or a carry forward
extension for the next corresponding IC 4033
when many of these are cascaded together in
a multi-digit display counter systems.
Pin 16 is the Vdd or the supply input of the
IC.
Pin 8 is the Vss, or the ground or the
negative supply input pinout of the IC 4033.
SEVEN SEGMENT DISPLAY:
A seven-segment display (SSD), or sevensegment indicator, is a form of
electronic display device for
displaying decimal numerals that is an
alternative to the more complex dot
matrix displays.

Seven-segment displays are widely used


in digital clocks, electronic meters, basic
calculators, and other electronic devices that
display numerical information.
A seven segment display is the most basic
electronic display device that can display
digits from 0-9. They find wide application in
devices that display numeric information like
digital clocks, radio, microwave ovens,
electronic meters etc. . The most common
configuration has an array of eight LEDs
arranged in a special pattern to display these
digits. They are laid out as a squared-off
figure 8. Every LED is assigned a name from
'a' to 'h' and is identified by its name. Seven
LEDs 'a' to 'g' are used to display the
numerals while eighth LED 'h' is used to
display the dot/decimal.
A seven segment is generally available in ten
pin package. While eight pins correspond to
the eight LEDs, the remaining two pins (at
middle) are common and internally shorted.
These segments come in two configurations,
namely, Common cathode (CC) and Common
anode (CA). In CC configuration, the negative
terminals of all LEDs are connected to the
common pins. The common is connected to
ground and a particular LED glows when its

corresponding pin is given high. In CA


arrangement, the common pin is given a high
logic and the LED pins are given low to
display a number.

IC 555
555 timer is robust, stable and most
commonly used IC in the area of electronics
and also use in many electronic circuits. IC
555 is a square wave generator and its duty
cycle range from 50% to 100%. The time
delay in the circuit is provided by an
oscillator.
555 timer IC got its name from
the three 5 kilo-ohm resistor attached as a
pattern of voltage divider as shown in the
below figure.

PIN DISCRIPTION OF IC 555

Trigger Input: If the input <1/3Vs than at


that condition output is high. It is useful in
examining the timing capacitor discharging
in a stable circuit.
Threshold Input: This pin is attached to the
first comparator at the non-inverting input
terminal. If the threshold voltage is higher
than (2/3) Vin than the output is high at the
comparator thus reset the output from high
to low in the flip flop.
Reset Input: As based on the internal
condition of the flip-flop this pin reset the
output of the flip-flop. To get rid of any noise
interference an active low pin is attached to
high state till any reset operator is required.

So for most of the time it is attached to the


supply voltage as in the figure.
Control Input: An external voltage applied
to this terminal changes the threshold as well
as trigger voltage. Thus by imposing a
voltage on this pin or by connecting a pot
between this pin and ground, the pulse width
of the output wave can be varied. when not
used, the control pin should be bypassed to
ground with a 0.01uF capacitor to prevent
any noise problem.
Discharge Pin: When the timer output is low
this pin is connected to 0 volts. It is used to
discharge the timing capacitor in astable and
monostable mode.
Ground: The reference point or ground point
of IC555 is connected to the ground terminal
of the dc voltage source, Voltages of the
entire circuit are measured with respect to
this terminal.
Output: The output of timer and the load is
connected to this pin.
Supply: This voltage must be a pure ripple
free DC voltage which is obtained by
connecting a positive regulated power supply.
WORKING OF THE PROJECT:

EVENT counter uses IC 555 which is timer IC.


This IC is used to generate clock pluse. This IC is
use to trigger cd 4033.
The output of this IC is fed to the input of the
seven segment driver IC 4033. This IC is use
to drive the seven segment display . Astable
multivibrator:
An Astable Multivibrator is an oscillator circuit
that continuously produces rectangular wave
without the aid of external triggering. So
Astable Multivibrator is also known as Free
Running Multivibrator. When the circuit is
switched ON, the capacitor (C) voltage will be
less than 1/3 Vcc. So the output of the lower
comparator will be HIGH and of the higher
comparator will be LOW. This SETs the output
of the SR Flip-flop.
Thus the discharging transistor will be OFF
and the capacitor C starts charging from Vcc
through resistor Ra & Rb.
When the capacitor voltage will become
greater than 1/3 Vcc ( less than 2/3 Vcc ), the
output of both comparators will be LOW and
the output of SR Flip-flop will be same as the
previous condition. Thus the capacitor
continuous to charge.

When the capacitor voltage will becomes


slightly greater than 2/3 Vcc the output of the
higher comparator will be HIGH and of lower
comparator will be LOW. This resets the SR
Flip-flop. Thus the discharging transistor
turns ON and the capacitor starts discharging
through resistor Rb.
Soon the capacitor voltage will be less than
2/3 Vcc and output of both comparators will
be LOW. So the output of the SR Flip-flop will
be the previous state. So the discharging of
capacitor continuous.
When the capacitor voltage will become less
than 1/3 Vcc, the output SETs since the
output of lower comparator is HIGH and of
higher comparator is LOW and the capacitor
starts charging again.This process continuous
and a rectangular wave will be obtained at

output .

CIRCUIT DAIGRAM

Vous aimerez peut-être aussi