Académique Documents
Professionnel Documents
Culture Documents
*
*
IMPORT XISE SUMMARY REPORT
*
*
(import_ise_summary.txt)
*
* PLEASE READ THIS REPORT TO GET THE DETAILED INFORMATION ON THE DATA THAT
* WAS PARSED FROM THE ISE PROJECT AND IMPORTED INTO THE CURRENT PROJECT.
*
*
* The report is divided into following three sections:*
* Section (1) - ISE PROJECT INFORMATION
*
* This section provides the details of the ISE project that was imported
*
* Section (2) - EXCEPTIONS
*
* This section summarizes the ISE project data that was either not imported or
* not mapped into the current project
*
* Section (3) - MAPPED DATA
*
* This section summarizes the Vivado project information that was imported
* from the ISE project data
*
*******************************************************************************
Section (1) - ISE PROJECT INFORMATION
------------------------------------The following items describes the information about the ISE project that was imp
orted:Project Name
= pdm_filter
Project File
= C:/Users/dsp1/Desktop/HP/NEXYS 4/Nexys4_PDM_RefProj (1)/Nexys4
_PDM_RefProj/pdm_filter.xise
Project Version = 14.6
Device Family = Artix7
Part Name
= xc7a100t-3-csg324
Section (2) - EXCEPTIONS
-----------------------The following sub-sections describes the list of items that were NOT mapped from
the
XISE file contents into the current project:Section (2.1) - Missing Sources
------------------------------None
Section (2.2) - Unknown Sources
------------------------------None
Section (2.3) - IP Import Issues
-------------------------------None
Section (2.4) - Unknown Properties
---------------------------------The following ISE properties were not mapped into the current project:<ISE Property Name>
''
''
'false'
'Standard'
"Asynchronous To Synchronous"
'false'
'true'
'false'
'1'
'Disable'
'100'
'false'
'false'
"Bus Delimiter"
'<>'
"Case"
'Maintain'
'None'
'-3'
'-3'
'Pull Up'
'Pull Up'
'Pull Up'
'Pull Up'
'Pull Up'
'Pull Up'
'Pull Up'
'3'
'false'
'false'
'false'
'false'
'false'
'1'
'As Required'
'100'
'-3'
'false'
'false'
'false'
'Default (4)'
'false'
'true'
'false'
'Disable'
'true'
'false'
'Default (5)'
'false'
'BBRAM'
'None Specified'
'CCLK'
"FSM Style"
'LUT'
'Disable'
'false'
'VHDL'
'VHDL'
'VHDL'
'false'
'false'
'false'
'false'
'true'
'false'
'false'
'false'
'false'
'Yes'
'false'
'false'
'false'
'AllClockNets'
'Off'
'GSR_PORT'
'GTS_PORT'
''
"Hierarchy Separator"
'/'
"ICAP Select"
'Auto'
'false'
'false'
'false'
'false'
'true'
'true'
'Pull Up'
'Pull Up'
'Pull Up'
'Pull Up'
'Enable'
"Keep Hierarchy"
'No'
'false'
''
"Max Fanout"
'100000'
"Maximum Compression"
'false'
'1000'
'20'
'true'
'true'
'Enable'
'Timestamp'
'3'
'false'
''
'false'
'audio_demo'
'false'
'false'
'Route Only'
'false'
"Port to be used"
'Auto - default'
'audio_demo_map.vhd'
'audio_demo_timesim.vhd'
'audio_demo_synthesis.vhd
'false'
"RAM Extraction"
'true'
'audio_demo_translate.vhd
'false'
"ROM Extraction"
'true'
"ROM Style"
'Auto'
"Read Cores"
'true'
'Auto'
"Regenerate Core"
tting'
"Register Duplication Xst"
'Default (6)'
'UUT'
'Structure'
'audio_demo'
'3'
'3'
"Report Type"
'Verbose Report'
'Verbose Report'
'100'
"Revision Select"
'00'
'Disable'
'No'
"Safe Implementation"
'No'
"Security"
nfiguration'
"Set SPI Configuration Bus Width"
'true'
'2'
'false'
'100'
'true'
'1'
''
'0'
'Pull Down'
'Auto'
'No'
'false'
'Auto'
'Auto'
'true'
'None'
'0xFFFFFFFF'
'VHDL-93'
'Auto'
'No Wait'
'Off'
'0x00000000'
'false'
=
=
=
=
xc7a100tcsg324-3
artix7
csg324
-3
= DesignSrcs
= audio_demo
= RTL
=
=
=
File(s):NAME
= mul.xco
FILE PATH = c:/Users/dsp1/Desktop/HP/NEXYS 4/filtro.srcs/sources_1/ip/mul/mul.xc
o
FILE_TYPE = IP
LIBRARY
= xil_defaultlib
NAME
= ord161_13_15_96kHz.coe
FILE PATH = c:/Users/dsp1/Desktop/HP/NEXYS 4/filtro.srcs/sources_1/ip/lp_fir/ord
161_13_15_96kHz.coe
FILE_TYPE = Coefficient Files
LIBRARY = xil_defaultlib
NAME
FILE PATH
fir.xco
FILE_TYPE
LIBRARY
= lp_fir.xco
= c:/Users/dsp1/Desktop/HP/NEXYS 4/filtro.srcs/sources_1/ip/lp_fir/lp_
= IP
= xil_defaultlib
NAME
= ord15_1136-3864.coe
FILE PATH = c:/Users/dsp1/Desktop/HP/NEXYS 4/filtro.srcs/sources_1/ip/hb_fir/ord
15_1136-3864.coe
FILE_TYPE = Coefficient Files
LIBRARY = xil_defaultlib
NAME
FILE PATH
fir.xco
FILE_TYPE
LIBRARY
= hb_fir.xco
= c:/Users/dsp1/Desktop/HP/NEXYS 4/filtro.srcs/sources_1/ip/hb_fir/hb_
NAME
FILE PATH
k_gen.xco
FILE_TYPE
LIBRARY
= clk_gen.xco
= c:/Users/dsp1/Desktop/HP/NEXYS 4/filtro.srcs/sources_1/ip/clk_gen/cl
NAME
FILE PATH
o
FILE_TYPE
LIBRARY
= cic.xco
= c:/Users/dsp1/Desktop/HP/NEXYS 4/filtro.srcs/sources_1/ip/cic/cic.xc
= IP
= xil_defaultlib
= IP
= xil_defaultlib
= IP
= xil_defaultlib
NAME
= hp_rc.vhd
FILE PATH = C:/Users/dsp1/Desktop/HP/NEXYS 4/Nexys4_PDM_RefProj (1)/Nexys4_PDM_R
efProj/hp_rc.vhd
FILE_TYPE = VHDL
LIBRARY = xil_defaultlib
NAME
= pdm_filter.vhd
FILE PATH = C:/Users/dsp1/Desktop/HP/NEXYS 4/Nexys4_PDM_RefProj (1)/Nexys4_PDM_R
efProj/pdm_filter.vhd
FILE_TYPE = VHDL
LIBRARY = xil_defaultlib
NAME
= comb.vhd
FILE PATH = C:/Users/dsp1/Desktop/HP/NEXYS 4/Nexys4_PDM_RefProj (1)/Nexys4_PDM_R
efProj/comb.vhd
FILE_TYPE = VHDL
LIBRARY = xil_defaultlib
NAME
= allpass.vhd
FILE PATH = C:/Users/dsp1/Desktop/HP/NEXYS 4/Nexys4_PDM_RefProj (1)/Nexys4_PDM_R
efProj/allpass.vhd
FILE_TYPE = VHDL
LIBRARY
= xil_defaultlib
NAME
= audio_demo.vhd
FILE PATH = C:/Users/dsp1/Desktop/HP/NEXYS 4/Nexys4_PDM_RefProj (1)/Nexys4_PDM_R
efProj/audio_demo.vhd
FILE_TYPE = VHDL
LIBRARY = xil_defaultlib
<constrs_1>
FILESET_TYPE
= Constrs
Note: During the import operation, any constraint file(s) that are found in the
ISE project will be added to the current Vivado project.
However, please note that none of these files will be automatically marked
as a "Target Constraint File". To set a constraint file
as target, select the file in the GUI "Sources" window, right-click on thi
s file and then select "Set Target UCF". Alternatively,
the target constraint file can be set using the "set_property target_const
rs_file <filename> <fileset>" Tcl command.
File(s):NAME
= nexys4.ucf
FILE PATH = C:/Users/dsp1/Desktop/HP/NEXYS 4/Nexys4_PDM_RefProj (1)/Nexys4_PDM_R
efProj/nexys4.ucf
FILE_TYPE = Unknown
<sim_1>
FILESET_TYPE
= SimulationSrcs
File(s):None
Section (3.3) - Design Runs(s)
-----------------------------<synth_1>
FLOW
PART
SRCSET
CONSTRSET
STRATEGY
=
=
=
=
=
Options:Note: The current run uses Vivado Strategies; hence no ISE run options will be m
apped to this run during the import operation.
<impl_1>
FLOW
PART
SRCSET
CONSTRSET
STRATEGY
Options:-
=
=
=
=
=
Note: The current run uses Vivado Strategies; hence no ISE run options will be m
apped to this run during the import operation.
<sim_1>
TOP = unknown
SOURCE_SET = sources_1
Options:-