Vous êtes sur la page 1sur 2

SARDAR VALLABHBHAI

NATIONAL INSTITUTE OF TECHNOLOGY, SURAT

No.: ECED / Exams /

Institute (Office): 2223371 - 74


Department (Head) : 2201551
(Office) : 2201552
Fax No.(Institute) : 2228394,
2227334
Tele Fax (ECED): 2201551
Email: director@svnit.ac.in
hod@eced.svnit.ac.in

Date: 17/11/2014
TIME TABLE for Makeup Exam., November-2014
B. Tech. II (EC)

Sr. No.

1
2
3
4
5

Date
24/11/2014
25/11/2014
26/11/2014
27/11/2014
28/11/2014

Time
12:30 to 13:30
12:30 to 13:30
12:30 to 13:30
12:30 to 13:30
12:30 to 13:30

Subject
Digital logic design
Electronics devices and Circuits
Signals & Systems
Engineering Maths-III
Network Theory

B. Tech. III (EC)


Sr. No.

1
2
3
4
5

Date
24/11/2014
25/11/2014
26/11/2014
27/11/2014
28/11/2014

Time
12:30 to 13:30
12:30 to 13:30
12:30 to 13:30
12:30 to 13:30
12:30 to 13:30

Subject
Digital signal processing
Digital communication
Analog integrated circuits
Elect. waves & radiating system
EIS-I

B. Tech. IV (EC)
Sr. No.

1
2
3
4

Date
24/11/2014
25/11/2014
26/11/2014
27/11/2014

12:30
12:30
12:30
12:30

Time
to 13:30
to 13:30
to 13:30
to 13:30

Subject
VLSI design
Mobile communication
Electronics Instrumentations
Elective-I
1. Satellite Communication
2. Advance Processor Architecture
3. Error control coding Techniques

Seating arrangement: EC004

(Dr. V.Mishra)
Department Coordinator of Examinations.
Copy to:
1. Chief Coordinator of Examinations
2. Academic Section
3. Head, ECED
4. All HODs
5. B. Tech. Notice Boards, ECED

(Dr. (Mrs) U. D. Dalal)


HEAD, ECED

ECED, SVNIT

ELECTRONICS ENGINEERING DEPARTMENT

SARDAR VALLABHBHAI
NATIONAL INSTITUTE OF TECHNOLOGY, SURAT

No.: ECED / Exams /

Date: 17/11/2014
TIME TABLE for Makeup Exam., November-2014
M. Tech. I (Communication System)

Sr.
No.
1
2
3
4
5.
6.

Date
24/11/2014
25/11/2014
26/11/2014
27/11/2014
28/11/2014
28/11/2014

Time
12:30
12:30
12:30
12:30
12:30
16:00

to 13:30
to 13:30
to 13:30
to 13:30
to 13:30
to 17:00

Subject
Adv. Optical comm. System
Information theory & coding
Digital VLSI design
Embedded systems
RF circuit & system
Adv. Digital signal processing

Seating arrangement: EC004

M. Tech. I (VLSI)
Sr.
No.
1
2
3
4
5.
6.

Date
24/11/2014
25/11/2014
26/11/2014
27/11/2014
28/11/2014
28/11/2014

Time
12:30
12:30
12:30
12:30
12:30
16:00

to 13:30
to 13:30
to 13:30
to 13:30
to 13:30
to 17:00

Subject
MOS devices & technology
Information theory & coding
Digital VLSI design
Embedded systems
RF circuit & system
Adv. Digital signal processing

Seating arrangement: EC004

(Dr. V.Mishra)
Department Coordinator of Examinations.
Copy to:
1. Chief Coordinator of Examinations
2. Academic Section
3. Head, ECED
4. All HODs
5. M. Tech. Notice Boards, ECED

(Dr. (Mrs) U. D. Dalal)


HEAD, ECED

ECED, SVNIT

Institute (Office): 2223371 - 74


Department (Head) : 2201551
(Office) : 2201552
Fax No.(Institute) : 2228394,
2227334
Tele Fax (ECED): 2201551
Email: director@svnit.ac.in
hod@eced.svnit.ac.in

ELECTRONICS ENGINEERING DEPARTMENT

Vous aimerez peut-être aussi