Académique Documents
Professionnel Documents
Culture Documents
I.
INTRODUCTION
Table 1. This is a table with the Entity State PDU components established
in the DIS standard. It was taken from the DIS Data Dictionary created at Ft.
Huachuca,
AZ
(http://faculty.nps.edu/brutzman/vrtp/mil/navy/nps/
disEnumerations/JdbeHtmlFiles/pdu/29.htm)
Inthissectionwewilldiscusshowtousethedesignflow
processtoaidusincreatingasolutiontoaugmentthenumber
of entities and lessen the demand on the entity generator
applications.TheFPGAswillbeusedtosendthesenetwork
packets.
A. Requirements and Proof of Concept
As far as requirements we will use the FPGA to recreate the
network traffic created by an entity generator. FPGA needs to
connect to the network to send the packets. We can see from
table 3, the IEEE DIS standard PDU components that will be
sent. We will be using Wireshark to capture network data.
Next Generation Threat System (NGTS) will be used as the
virtual environment and entity generator. First step will be to
create the entities in NGTS and create a pattern they will fly.
After that is complete Wireshark will be used to record the
DIS packets created by the route. This will be a repetitive
route like a plane in orbit. Once we have the network traffic
we will create a small Java program that sends the packets
using the time it was received. We should be able to see the
entity in NGTS. Once we are able to see the entity and it is it
is replicating what was seen when the entity generator created
the entity we can move to the design layout.
B. FPGA Design and System Integration
Now that the proof of concept is complete we can then we
can do a modular layout of the solution. We will need some
memory to keep all the data and components to keep the
timing to when the messages need to be sent. We will use
ModelSim and VHDL to simulate our solution. We can
translate the functionality of the Java code into VHDL
components and create a test bench for it. If the test bench is
able to produce the network output needed, then it is time to
put it into the actual hardware and test the functionality. After
[2]
[3]
[4]