Académique Documents
Professionnel Documents
Culture Documents
Figure 1: NAND gates using CMOS logic and its truth table with reference resistor.
Procedures:
1. To optimize the transistor sizing (W/L ratio) in CMOS NAND gate, we can see how W/L
ratio can affect the voltage transfer curve, VTC.
2. To simplify the analysis, we can use two-input NAND gate instead of the four-input
NAND gate.
3. Based on NAND truth table (Figure 1), WORST CASE for PMOS (pull up), where logic
input (A=1,B=1) due high resistance (2R) .Hence, we perform the analysis for the
WORST case situation when VIN = VOUT = VM since the maximum current flows through
the gate at VM.
4. We assume the same current flows from PMOS and NMOS transistors to the output point
to achieve the MAXIMUM current flows during the PMOS and NMOS saturation modes
as shown in figure 2. See the equation (1), (2), (3) and (4).
5. Normally, for an inverter the equation for saturation current is equation [1]:
(1)
(2)
(3)
Expressed in term of VM:
(4)
i.
ii.
iii.
Based on equation [1], since n2p therefore Wp = 2Wn to have the same
current flowing in the inverter.
The NAND gate can be described as shown in Fig. 2, where RP is active
one PMOS is active, (A=0, B=1) or (A=1,B=0). Whilst, 2RN is active
when (A=1,B=1).
As a starting point, we can set Wp = 2Wn.
6. Set all NMOS transistors size (W/L)n to (0.7m/0.4m). To obtain the calculated PMOS
width:
Wp = 2 Wn = 2 x 0.7m = 1.4 m.
Hence, the PMOS transistor size (W/L )p is 1.4 m/0.35 m.
7. Run the simulation using calculated value in PSPICE and observe the VTC.
V2
3.5
PARAMETERS:
P1
W = {width}
L = 0.35um
W = {width}
L = 0.35um
width = 1.4u
M3
P1
M2
V
V1 = 0
V2 = 3.5
TD = 0
TR = 0.1m
TF = 0.1m
PW = 2m
PER = 4m
V3
V
M1
W = 0.7um
N1
V5
L = 0.35um
3.5
0
M4
W = 0.7um
N1
L = 0.35um
4.0V
2.0V
V= 1.72V
0V
0V
V(M1:g)
1.0V
V(M3:d)
2.0V
3.0V
4.0V
V_V3
However, the result is unacceptable since the VTC target, Vout/Vin VDD/21.75V.
1.72V is beyond tolerance of +/- 0.15V.
8. Run the parametric sweep function. Set the value starting from 1.4m to 2.4m, step size
is 0.2m.
Parametric sweep shows the varied PMOS width sizes from 1.4m to 2.4m.
2.2m of PMOS width size meets the target.
To verify the result, run the single VTC as shown below with optimized PMOS transistor
(W/L) size 2.2m/0.35m.
8.
4.0V
2.0V
V= 1.75V
0V
0V
V(M2:g)
1.0V
V(M3:d)
2.0V
3.0V
4.0V
V_V3
Homework 3: Dateline
Question: Design and simulate a NOR gate device using PSPICE. Calculate the optimum size (W/L)
for the PMOS and NMOS transistors.