Académique Documents
Professionnel Documents
Culture Documents
Department
Northwestern University
Evanston, IL 60208, USA
* Intel
Corporation,
Hillsboro, OR 97124, USA
Outline
Introduction
Process Variation Model
Methodology
Distributions
Cell-library characterization
Path-based
Add/Max Operations
Results
Conclusions
2
Probability(rank 50)
0.8
0.6
0.4
Influence
Channel Length
Dopant Atom Count
Oxide Thickness
Dielectric Thickness
Vcc
Temperature
Management (traditional)
Sub-optimum
0.2
0
0
100
200
300
Path Rank
(from deterministic timing analysis)
90 nm microprocessor block
Recent solutions
Categories
Non-incremental
Incremental
Complexity
Die-to-die / Within-die
Channel length, Threshold voltage, etc
SSTA targets
Design convergence
Presented
Presented work
work addresses
addresses design
design convergence
convergence
6
Outline
Introduction
Process Variation Model
Methodology
Distributions
Cell-library characterization
Path-based
Add/Max Operations
Results
Conclusions
7
Modeling variations
Main
Main variations
variations affecting
affecting delay:
delay: le
le and
and vt
vt
8
Parameter distributions
(d)
i
0
mm
Die
ij = (dij)
9
Cell-library characterization
CL
tt
delay = delaynom(lenom,tt,CL)
2
delay,ler ( ler,tt,CL)
+ 2delay,vtr (2vtr,tt,CL)
Overall
lerr,, and
and vtvtrr
Overall delay
delay variance
variance is
is the
the sum
sum of
of variances
variances due
due to
to le
less,, le
10
Measuring delay
Characterization of delay,les
11
Outline
Introduction
Process Variation Model
Methodology
Distributions
Cell-library characterization
Path-based
Add/Max Operations
Results
Conclusions
12
Systematic variations
Additive effect
Spatial effect
(/)path-delay= (/)cell-delay
Paths close together have very similar delay variation
Random variations
Cancellation effect
Non-overlapping
P1
P2
P1
P2
MAX is trivial,
and situations observed on circuits
x1
1 x2 2 y2
Random, overlapping
P2
P1
P2
x1 y1
x2 y2
y1
x1 1 y2 y1 2
x2
No
No need
need for
for aa complicated
complicated MAX
MAX operation!!
operation!!
16
Generating
Flop
Logic
Cell
Logic
Cell
Sampling
Flop
Clock buffers
clock
grid
17
clock grid
*includes
tsetup
path CS
18
Statistical ADD
2path-delay = 2path-delay,les +
Uncorrelated or Random
Components
2
path-delay,ler
+ 2path-delay,vtr
Correlated or Systematic
Component
2
2
path
=
i,ler
delay ,ler
i =1
n
2
2
path
=
i ,vtr
delay ,vtr
i =1
2
path delay ,les
=
i =1
2
i ,les
ij j ,les
j =1
19
Path-delay covariance
ij
Path 1
Path 2
Gate j
i p1 j p 2
20
Outline
Introduction
Process Variation Model
Methodology
Distributions
Cell-library characterization
Path-based
Add/Max Operations
Results
Conclusions
21
Results
22
Monte Carlo
Number depends on
correlation distance,
block size, etc
les
Full block-based
analysis (BFS)
23
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
Good
Good correlation
correlation with
with Monte
Monte Carlo
Carlo Results!
Results!
24
Analysis
25
Outline
Introduction
Process Variation Model
Methodology
Distributions
Cell-library characterization
Path-based
Add/Max Operations
Results
Conclusions
26
Conclusions
Q&A