Académique Documents
Professionnel Documents
Culture Documents
Section(s): B & C
10EC56
Lectures/week: 05
5
10
5
10
4
8
4
8
2
3
4
5
6
7
List the expression for threshold voltage of an nMOS transistor and narrate the significance
of each term in this equation.
Derive the expression for Vin(switching point voltage) in the region C of CMOS inverter.
Calculate the threshold voltage with
= 11.7 ,
= 3.9 for an nMOS transistor with
=2
,
= 190 . Assume
= 0.85,
= 0, = 1.45
.
Discuss the effect of channel length modulation on the performance of an nMOS transistor.
Define noise margin for both high and low levels.
What do you mean by static load inverters? Derive the output voltage for the pseudo inverter
by discussing its DC transfer characteristics.
In a 0.5
process
= 44.69
,
= 14.1
and the
= . The nMOS has
= 0.71 and
= 1.5 . At what levels of
,will the MOSFET reach pinch off
mode? Hint: (
= 3.9 )
What is the functionality of the circuit shown in figure below? Is it correct method to connect
the circuit as shown in figure? Justify your answer.
10
5
7
6
7
5
4
8
6
9
10
11
12
13
14
15
16
17
18
19
20
8
10
5
8
5
12
8
4
5
8
21
22
23 Derive the CMOS-inverter dc characteristics graphically, from p-device & n-device characteristics
7
3
10
25 Explain briefly the circuit operation of a basic differential inverter and a Tristate inverter.
26 List the threshold voltage equations and emphasize each of them.
6
8
24
4
5
6
7
8
9
10
11
12
13
List the color, stick encoding, mask layout encoding and CIF layers for the following layers
used in VLSI technology : i) n - diffusion ii) Poly silicon iii) Metal 1 iv) Impact
Write the stick diagram for a parity generator using nMOS logic.
Draw the circuit diagram for the layout diagram shown in figure
4
7
5
7
8
12
8
8
4
6
6
8
Draw the circuit and stick diagram of two input NOR gate using CMOS logic, use standard
colour or monochrome codes.
5 Draw the schematic and layout for the expression Y=A+B+CD
6 Draw the stick diagram for =
+
using the nMOS design style. Explain the
procedure
Unit3: CMOS LOGIC STRUCTURES
CMOS Complementary Logic, Bi CMOS Logic, Pseudo-nMOS Logic, Dynamic CMOS Logic,
Clocked CMOS Logic, Pass Transistor Logic, CMOS Domino Logic Cascaded Voltage Switch
8
8
8
10
8
Logic (CVSL).
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Realize a 2-input NAND gate for a clocked CMOS logic and also for CMOS domino logic.
Explain the working principle of dynamic CMOS logic of NAND gate.
Implement the pass transistor logic circuit for the expression Y = A + BC. Show the design
steps clearly.
Explain the Pseudo-NMOS logic, structure and their salient features with example.
Explain with the circuit the working principle of Bi-CMOS not gate and show the sub circuits
of the output voltage.
Implement the complementary CMOS and Clocked CMOS logic for the expression =
( + ) ( + ) Show the design step clearly.
With a neat circuit diagram and waveform, explain the principle of operation of a dynamic
logic and what are the advantages and disadvantages.
What is clocked CMOS logic gate? Where it is preferred?
Explain the following logic structures with their salient features of
a. BiCMOS logic; b. Pseudo-nMOS logic; c. Pass transistor logic; d. C2MOS logic
Discuss the merits and demerits of the following CMOS logic structures with a two input
NAND gate realization as an example: i) Complementary CMOS; ii) Pseudo nMOS logic; iii)
Dynamic CMOS logic.
Explain the operation of a CMOS transmission gate.
Explain domino CMOS logic with diagrams? How does it eliminate the issues related to
cascading in dynamic CMOS Logic?
What are the properties of nMOS and pMOS switches? How is transmission gate useful?
Explain the working of dynamic CMOS logic with necessary diagram and waveforms. What
are the problems encountered in this logic? Explain how CMOS domino logic eliminates the
above drawbacks with necessary diagrams.
What do you mean by pre-charge and evaluate modes in CMOS dynamic logic? Explain.
What are single rail and dual rail networks? Explain how cascade voltage switch logic(CVSL)
may be used to obtain dual-rail logic gates.
10
6
8
8
8
4
10
6
20
15
5
10
8
6
8
17 Explain CMOS domain logic and derive the evaluation voltage equation.
18 Explain 2-input x-nor gate in pass transistor logic.
19 Explain the circuit of dynamic CMOS logic by taking an example of the function =
( + )( + )
20 Obtain the logical efforts and parasitic capacitance of 2-input NOR gate.
21 What is ganged CMOS logic? Explain with example. how it behave like pseudo nMOS logic,
static CMOS logic.
Unit4: BASIC CIRCUIT CONCEPTS
Sheet resistance. Area capacitances.Capacitance calculations. The delay unit. Inverter delays.
Driving capacitive loads. Propagation delays. Wiring capacitances.
8
5
8
10
2
3
4
5
6
7
6
6
10
8
Explain with circuit diagram the super buffers with inverting type and non-inverting type of
nMOS.
Two nMOS inverters are cascaded to drive capacitive load = 16 as shown in figure.
Calculate pair delay to
in terms of for the inverter geometry indicated in figure.
What are the ratios of each inverter? If strays and wirings are allowed for, it would be
reasonable to increase the capacitance to ground across the output of each inverter by 4
What is the pair delay allowing for strays? Assume = 0.1
to evaluate this pair delay
10
Describe the delay unit in terms of sheet resistance and area capacitance. For the CMOS
inverter pair shown, calculate the total delay
10
9 Define sheet resistance, standard unit of capacitance and delay unit of time.
10 Explain cascaded inverters to drive large capacitive loads. Obtain an equation to find number
of stages.
11 Calculate the ON resistance for nMOS inverter with
= 10K,
= 8 and
= 1.
Also estimate the total power dissipated if VDD=5V.
12 What are the possible effects of propagation delay in cascaded pass transistor chain and long
polysilicon wires?
13 What is the problem encountered in driving a large capacitive load? How this problem can be
overcome using cascaded inverters? Obtain the express ion for total delay for N stages of
nMOS and CMOS inverters in terms of width factor f and delay . What is the problem
encountered in cascaded inverters? Explain how it is overcome.
14 Calculate the area capacitance values associated with the following structure, having different
layers as shown in figure (relative C' value for polysilicon-to-substrate = 0.1 pf x 10-4/m2 and
metal1-to-substrate = 0.075 pf x 10-4/m2).
15 Prove how the delay associated with CMOS inverter pair is independent of input transitions.
16 Calculate the capacitance in Cg for the given metal layer shown in figure, if feature size = 5m and
6
8
4
12
12
17 Calculate the output of voltage Vout in the circuit given below for different values of Va, Vb
18 Consider -based design rules and 5m technology. How many nMOS 8:1 inverter
=
Assume
=5 .
Discuss the limits of scaling on : i) Supply voltage due to noise ii) Sub threshold current
iii) Interconnects.
2 Discuss the limitations of scaling.
3 Find the scaling factors for MOS circuits: i) For gate capacitance; ii) Channel resistance(Ron);
iii) Saturation Current (Idss); iv) Speed power product (PT).
4 Discuss the following in scaling of MOS circuits:
i)
Limit of miniaturization
ii)
Limits of interconnect and contact resistance
5 What are the scaling factors of
i)
Parasitic capacitance Cx
ii)
Power dissipation per unit area Pa
iii)
Current density J
iv)
Gate capacitance Cg
v)
Gate capacitance per unit area
vi)
Max. operating frequency f0
vii)
Gate area
viii) Gate delay
ix)
Saturation current
x)
Carrier density in the channel.
6 Explain in brief the wiring capacitances.
Unit5: CMOS SUBSYSTEM DESIGN
Architectural issues. Switch logic. Gate logic. Design examples combinational logic. Clocked
circuits. Other system considerations.
1 Discuss the architectural issues to be followed in the design of a VLSI subsystem.
2 Design 4: I MUX using transmission gates.
3 Design a 4:1 multiplexer using nmos logic and CMOS logic.
4 Design bus arbitration logic for n-line bus.
10
10
10
6
6
10
5
6
Describe switch and CMOS logic implementation for two input Ex-OR gate.
Design a parity generator with following specifications and draw the stick diagram for one
basic cell.
7
8
9
10
8
12
Explain the dynamic two bit shift register circuit using NMOS and CMOS logic.
Explain how to implement the switch logic of four way multiplexer using transmission gate.
Explain the dynamic four bit shift register circuit using NMOS and CMOS logic.
What are the two basic ways of building logic circuits? Explain each of them with an
example each. Mention their advantages and disadvantages.
11 When do you prefer to use MOS transistor drivers over bipolar drivers? Which are the three
classes of MOS transistor bus systems? Explain each of them with essential diagrams.
12 Obtain the logic implementation of 4-way multiplexer using nmos switches.
13 Explain structured design approach for a parity generator.
14 What is structured design process? Explain.
15 Explain the restoring logic, in detail.
16 Explain the pre charge bus approach, used in system design.
17 Mention the salient features of sub system design process.
18 What are the guidelines for good VLSI design and problems associated with VLSI design?
CLOCKING STRATEGIES
1 Discuss the timing constraints for both flip flops and latches.
2 Explain NMOS and CMOS non - inverting dynamic storage cell and draw the 3 - bit shift
register using the CMOS dynamic storage cell
3 Explain two-phase clocking generator using D flip-flops.
4 Discuss the timing constraints for system timing considerations.
5 For single phase clock define following parameters:
i)
Setup time(Ts)
ii)
Hold time(Tn)
iii)
Clock to Q delay(Tq)
6 Draw the basic form of a two-phase clock generator and explain.
7 Discuss the 4 phase clocking scheme to avoid the problem of cascading in dynamic CMOS
logic.
Unit6: CMOS SUBSYSTEM DESIGN PROCESSES
General considerations. Process illustration. ALU subsystem. Adders. Multipliers.
10
10
10
1
2
12
12
3
4
5
6
7
8
4
8
5
10
8
12
7
6
6
7
8
9
10
11
12
logic expressions.
Define regularity in process illustration.
Explain the design steps for 4 bit adder.
Draw the basic arrangements of 4-bit serial parallel multiplier.
Discuss the timing constraints for system timing considerations.
List and explain the general consideration to be considered in digital system design.
Explain the design of 4-bit arithmetic processor with floor plan for 4-bit data path.
What are the basic requirements of a shifter? How a cross bar switch can be used as an
shifter? Explain with an example of 4 x 4 cross bar switch. What are the drawbacks of this
basic switch and how it is overcome?
Discuss the problems associated in VLSI design.
Explain 4-bit Braun multiplier with neat diagram
Write MOS switch implementation of 4x4 crossbar switch.
Realize a 4 x 4 barrel shifter using MOS switches and explain in brief its salient features.
8
8
4
6
10
13
14
15
16
17 Discuss on a serial-parallel multiplier approach used in adder.
18 Explain booth multiplier with an example.
19 What are the adder enhancement techniques? Briefly explain.
20 Write and explain 6-bit carry select adder
21 Draw the Manchester carry-chain element with expression for inputs and outputs.
Unit7: MEMORY, REGISTERS AND CLOCK
Timing considerations. Memory elements. Memory cell arrays.
4
10
7
6
6
8
4
10
4
1
2
Explain the working of 3T DRAM cell with circuit and stick diagrams.
Explain four transistor dynamic and six transistor static memory cells. Reason out the need
for sense amplifier in the cell array.
3 Explain the CMOS pseudo-static D flip-flop.
4 What is multiplexed D flip-flop? Explain the general method for testing with scan path
approach.
5 Discuss the important factors of system timing consideration.
6 Draw the circuit and stick diagram. Explain nMOS pseudo-static memory cell.
7 How to read or write and hold the bit in SRAM cell?
8 Explain the working of 1-transistor DRAM cell with schematic and stick diagram. Give the
difference between SRAM and DRAM.
9 Draw one-transistor dynamic memory cell circuit arrangement. What is the significance of
creating capacitor by using a polysilicon plate over the diffusion area?
10 Explain six transistor static CMOS memory cell arrangement.
Unit8: TESTABILITY
Performance parameters. Layout issues. I/O pads. Real estate. System delays. Ground rules for
design. Test and testability.
8
14
1
2
3
4
8
8
6
6
6
8
10
10
9
8
8
6
6
7
8
9
10
11
12
13
14
20
6
10
5
5
10
6
10
5