Académique Documents
Professionnel Documents
Culture Documents
About University of Illinois at Chicago (UIC): The University of Illinois at Chicago is a public research university
located near downtown Chicago, Illinois, United States. UIC operates the largest medical school in the United
States, and serves as the principal educator for Illinois physicians, dentists, pharmacists, physical therapists,
nurses and other healthcare professionals. College of Engineering at UIC is relatively new, established in 1946.
UIC offers unique opportunities to pursue interdisciplinary research works, especially in the areas of bio-medical
applications. Location of UIC in downtown Chiacgo also offers distinct advantages for research collaboration
with industries and other universities in the area. Department of Electrical and Computer Engineering has about
30 faculty, over 450 undergraduate and over 200 graduate students. In 2014, Times Higher Education 100 Under
50 University Rankings (a comparison of universities less than 50 years old) placed UIC in the 3rd position in the
U.S. and 13th in the world.
11
12
13
14
15
(d)
514
21
Image pixel
mapped to Tunnel
FET-CNN cell(f)
TBT region pinch-off
22
23
24
25
31
32
33
34
35
41
42
43
44
45
51
52
53
54
55
VGS = 2V
Hole BTBT
generation
rate [/cm3/s]
2.51028
1.71024
Hole B
VP11
(e)
VP11
VPm1
VP12
VPm2
VP1n
VP1n
VPmn
gener
Ultralow power
rate [/c
neuromorphic
(f)computing
Within source BTBT
at gate edge
with
emerging
technologies
1.11020
7.51015
VGS = 2V
Channel
Source
514
VGS = 0.8V
BTBT region
VGS = 0.45V
A. Trivedi et al. Potential of SiGe Tunneling Nanowires for Ultra-low Power Image Processing, IEEE Transaction of Nanotechnology, 2014.
A. Trivedi et al. Application of Silicon-Germanium Source Tunnel-FET to Enable Ultralow Power Cellular Neural Network-Based Associative
Memory, IEEE Transaction of Electron Devices, 2014.
A. Trivedi et al. Negative Gate Transconductance in Gate/Source Overlapped Heterojunction Tunnel FET and application to Single Transistor
Phase Encoder, IEEE Electron Device Letters, 2015.
A. Trivedi et al. Area efficient pattern matching network based on delta shaped characteristics of gate/source overlapped heterojunction
Tunnel FET, to be submitted to IEEE Transactions of Electron Devices, 2015.
Emerging variability
sources in nanoscaled
technologies
A.Trivedi et al. A Simulation study of Oxygen vacancy induced variability in high-k/metal-gate SOI FinFET, IEEE Transaction of Electron Devices,
vol. 61, no. 5, May 2014.
SPI
Inverter
chain with
embedded
heaters
PGE
Learner
LVT
RVT
LVT
RVT
Centralized
calibration
unit
PG gen
PG signal
generator
Learning cycles
Learn
Adapt
Circuit techniques
for minimal
wasted power in
computing
A.Trivedi et al. In-site Power Gating Efficiency Learner for Self Adaptive Power Gating, IEEE Transaction of Circuits and Systems II, vol. 61, no.
5, May 2014.
A.Trivedi et al., Self-Adaptive Power Gating with Test Circuit for On-line Characterization of Energy Inflection Activity," IEEE VLSI Test
Symposium, 2012.