Vous êtes sur la page 1sur 6
(0-7803-7108-9/01/$10.00 (C)2001 IEEE 1: The 27th Annual Conference of the IEEE Industrial Electronics Society A Full Compensating System for General Loads, Based on a Combination of Thyristor Binary Compensator, and a PWM-IGBT Active Power Filter Jaan Dixon, Yamile de Vall, Marcos Orchard, iah Ortizar, [Lis Moré’, and Carlos Matfrand Facultad de Ingenieria, Pontificia Universidad Cardlca de Chile Casilla 305, Correo 22, Santiago, Chile Tel: $6-2-6864278; fax: 56-2-5522563; e-mail idixon@ing pu. “University of Concepcién, Chile Abstract: A fall compensating. system for dstebution hetworks which i able to. eliminate harmonls, correct, Unbalanced loads and generate or absorb reactive power is resented. The system is based on a combiaation of « Thyrstor Binary Compensator (TBO) and a PWMAGBT Active Power iter (APF) connected in encade- The TBC compencates the fundamental reactive power and balances the load connected to the system. The APF eliminates the harmonics and ‘compensates the small amounts of load wnbalances oF power factor that the TBC cannot climinate due to it binary condition. The TBC 1 bated on a chain of binary-caled ‘capacitors and one inductor per phase. This topology allows, ‘With an adequate number of capacitors, 2 soft variation of Teactive power compensation and + negligible generation of harmonics. The capaciors are switehed-on when the lie voltage reaches i peak value, avoiding arash. currents feneration. The inductor helps to balance the load, Absorbs. reactive power when. required. The APF works ‘measuring the source curren, forcing them to be sinusoidal, The tho. converters (TBC and APF) work independently, making the contol of the sstem simpler and more relable ‘The sytem i able to respond to many Kinds of transient perturbations in'no more than a couple of eles. The pa Shales the creat proposed the way Ie works andthe results ‘binned under operation ih diferent type of load 1. emscoueren Load compensation, in distribution networks, i oriented 1 solve thee diferent problems: reactive power compensation, unbalanced Toads correction, and harmonic elimination For reactive power compensation, different strategies and topologies have been usel capacitors banks, Stale VAr Compensators (SVC) [1], and PWM compensators (2) However, most of them have disadvantages: capacitor banks have inrush problems during coanection and disconnection, SVCs are harmonic pollsters and PWM compensitors are still expensive and complicated for high power levels. On the other hand, unbalance problems. and harmonic elimination can be solved again using PWM converers, but 1150 University of Rio Cuarto, Argentina ata igh cost when the system is going tobe used in high power apliatons. “This pape present simple topology, which is shown in figure I. This topology can be wsed in high power for full compensation ofthe aforementioned problems. The system consists on a combination of Thyristor Binary Compensator (TBC) [3] operating in cascade with an Active Power Filter (APF) [3]. In this configuration the TBC solves the power factor and unbalance problems for high power levels, by producing pure sinusoidal curents while the APF, working in medium power level, gives the solution for harmonies cancelation problem "The proposed topology as the following distinctive characteristics: 1) it compensates power factor, unbalanced Toads, and harmonies, 2) t can compensate three phase loads in a minimum of to cycles: 3) the APF and TAC work Independenty, and an individial control strategy is used for teach equipment, and 4) inush problems during connection andor disconnection are avoided by keeping the appropri conditions of "null inital curent™ and) “null vols ‘between connection terminal 1 Proroseo Toroxoay Discrion ‘The proposed topology for the interconnection between TBC and APF is shown in figure 1. This configuration ensures that each equipment ean work independently inthe Satisfaction of wel-deimited objectives, Fig, Proposed epoogy 0-7803-7108-9/01/$10.00 (C)2001 IEEE IECON'O1: The 27th Annual Conference of the IEEE Industrial Electronics Society ‘The TBC equipment measures the fundamental components ofthe load line curens "7," and ealeulates the value for the susceptances, necessary 10 connect between ‘each phase ofthe electrical system, to get unity power factor ‘operation, and a balanced load refered to the main voliage By the other hand, the FAP [4] measures the line so currents “1” the harmonic. components." wusoidal waveform in the main source current. Additionally, J?" contains the smal amounts of reactive power thatthe TBC cannot eliminate ve tots binary operation Is Is ww, Vs APF TBC Fig 2. Configuatio for TBC equipnent ‘The presented topology allows to injoct or absorb the amounts of reactive power By Bre and BY that are required in a three-phase electrical system to obtain unity power factor operation, and a balanced Toad in the main Source terminals. Adkitionally, the configuration allows having a dynamic compensation range of [-Q.Q] in each phase where Q is the maximum reactive power that the ‘spacitors can generate Since the values of capacitors are selected as binary scaled, it is possible to obtain a linear regulation of compensating "reactive power, by connecting ot disconnecting them in the appropriate sequence. The precision of regulation is esublshed by the lowest Eapacitor vale 3} The appropriate conditions for the comection of capacitors or inductances must Keep the requirements of “null inital curren” and “null voltage between connection terminals” to prevent inrush cures oer Fig.3. Capacior conection topology ust “The operation principle foreach equipment is analyzed inthe following sections 2.1 Tristor Binary Compensatar (TBC). ‘The topology of the TBC is shown in figure 2, and consists on. variable susceptances, conected in dota configuration, through common cathode, anti-parallel, thyristor-diode connection, The variability of cach susceptance is based on a chain of binary-scaled capacitors and one inductor, whose value is chosen according to the reactive power thatthe capacitors can generate if they are all connected General load Foe Binary VAR Compensstor Contr Thyristor Bring Signals Considering she topology shown on figure 3 for each ‘apacitor, when the thyristor Tis “of” the diode D Keeps the ‘apacitor’C charged atthe peak negative value ofthe main supply (Vn) which inthis ease coresponds to the negative peak of phaseto-phase voltage. The optimal firing moment for the capacitor is given by the following equations w= MO-F, Saf) —V, 0 where: V7. Thysstor voltage ‘yo Main source phase to phase v Ve: Capacitors voltage Ves Peak value oF») ge Inthe connection moment eM-F, =a Ginlon+=0 — @) According t0 equation (2) a sof connection is obtained When the main supply reach is maximum negative vole (ca=270%, Then, the capacitor curent wil increase from, 2x0 following equation (3): bn CF, Lecosany)=C¥, sinfor) 2) A similar analysis could be made for the current in the Inductance connected between cach phase. In this case, the IECON'01: The 27th Annual Conference of configuration is given by figure 4, where two thyristors are fequired insead. In this ease, it is required to Tre each thyristor, TH and 72, in the negative and postive peak of the supply voltage (phase-o-phase voltage) cespectvely vee Loa Fig 4. Inductor connection oplony “The value of the susceptances that must be connected, to ‘obtain the power factor cretion and lad balance, can be calculated by an analysis ofthe zero, positive and nepative- sequence ofthe curent se The compensation objective can be sated as to eliminate the negatve-requence component (Galancing) and 9 cancel the reactive component of Pasir cnn nl ase ‘The expressions for the reactive requirements BS, BO, and B., tat are obiained from the aforementioned method, are given by eas. (3) 10 (6) a (a Jeo) ~ In) Rl 1 2 Bi! =k] eI.) + Fe Ind, (s Eon Bk pinta) Ta) RlL) where: By Equations (4}-(6) can be expressed as the following time variation equations [1 mike fel wl 0 aptcll of. of] o (0-7803-7108-9/01/$10.00 (C)2001 IEEE 182 the IEEE Industrial Electronics Society Where whee fice represents the mesure of cureat the insane th ne voage 7 ha ze costing point postive soe) "The aes alas forthe setae ms consider Be, if BP,20 19) B= (Ly if B% <0 ay where Cis the eapactor connected in the branch between phase °1 and °y", and Ly is an equivalent inductance ‘connected between phases "and" The equations sated in (7-11) make possible the ‘implementation of realtime contol methodology based on the measurements of line load curens ‘The previously mentioned concepts are still valid i the ‘TBC equipmeat is configured in star connection In this cae, it is necessary to consider the following expression 10 transform the delta suseprances in the star susceplances that ‘must be connected between each hase and ground. Bi Bit (2 where 1B: suceptance between phase“ and ground By suseeptance betwen phases“ and” Bt suseptance betveen phases" and “k" 1B susceptane between phases "K” and “?” 22 deve Power Filer AP). ‘he thant conigertion for an Active Power Files, shown in igre 5 considered inthe proposed topog: Tt i thed a 4 coment sours, to gener sms caret waveforms in the main voltage supply, The APP uses the ‘ren ysteesicontaller method Torco, the APE equipment is sble © generte the comet", which consis thee tase componens (re qstions (12) and (13), Theft somponen in phase ‘th the main voltage supply, the second component inundated the Tas "igs have the harmonic component) bye 0 i, Letom Sy Psenba-4) 1 ‘The APF, working in a medium power level, is connected to the high voltage network tough & three-phase transformer. This configuration allows redvcing the cost associated to [APF design, and avoids the utilization of foce-commutated semiconductors thigh volage levels 0-7803-7108-9/01/$10.00 (C)2001 IEEE TECON(1: The 27th Annual Conference of bs Fig 5, Configuration for APF equipement ‘The inductance “L* is a curren slope limiter of the ‘currents injected tothe network and itis essential in the prtection ofthe semiconductor components (IGBTS), and tn the absorption of the voluage differences between the system andthe output ofthe APF. The conto srtegy applied to the APF is based onthe analysis ofits electrical Behavior. In fact, i 8 possible 10 btain an expression that represents the power balance ‘under the required conditions for line supply currents. That fis, when the currents “" are balanced, and have unity ‘power fictr and no harmonie components. By" Bow as) where ‘bs Instantaneous power at source terminals Pj; Average active power at source terminals Poa % m. T by Prat ‘Average active power at load “Average ative power at APF equipment Average power in APF capacitor Instantaneous VAr and harmonic power in APE Instantaneous VAr and harmonic power at load ‘Therefore, the contol of the APE must satis equation (14) and (15) to obtain the required operating conditions, Even more, fom equation (14) itis possible to find an ‘expression forthe supply curent "in tems ofthe average ‘power variation in the APF capacitor: 1153 the IEEE Industrial Electronics Society General load PWM CONTROL aj a ‘Then the contol method can be based on a proportional integral (PP) cote loop, which forces the Hine supply curents, "to be sinusoidal and in phase wih the eoresponding min volagen The PL contllerheepe the APF cpacor vallage "Foc" according to. 8 reference “Vaur, bY Iranian the amplitude of" 7a Ti the real val of 7" is diferent from Pia/(3), the capacitor volage wil increas or decrease according 19 txpression (16) The controller calles the vale the line Sly curens mist have to Keep astable value in he APE apacton A second PWM cont lop forzs the line supply catentsto be sinusoidal ad with the value given by e916) F IIL Sosuvenon Resuexs ‘The figures 6, and 7 show the resuls obtained with this combined technology (TBC with Thyrstors and APF with IGBTS) The fit one shoys three osilograms: 6a) displays the three Toad curens, Kk’, and k°, which are balanced but wih a lagging poser factor. After the step load change in the middle of the figure, these three load curents become completely unbalanced. It canbe sen thatthe source currents shown in 65), remain in phase withthe volige, and always balanced even after the step change. The last eseillogram in figure 6c) shows the egninbutgn ofthe TBC, and the APF, through the currents IC and Ie respectively only phase“ is displayed, “The figure 7 shows now a step change frm unbalanced load to polluted load. In the time indicated in the igure, a power rectifier is connected, and the load current (shown in 6a)) becomes completly distorted and unbalanced, However, IECON(1: The 27th Annual Conference of the IEEE Industrial Electronics Society in 64) the source currents ls remain clean, and in phase with contribution ofthe TEC, and APF, to clean the current ofthe the source voltage Vs, Finally, the figure é) shows the system. Only phase “ais shown inthis as osilogam, LY WE AE AE step change Sa EPO J SU COORG In the figures 6 and 7, the volage Vshasboen scaled 30 in each phase 2.5 UP, C495 WP, C810 times smaller. The values used in the power compensator iF, C16-20 i ‘These. values allow for these osillgrams were: Ve=220 V (phase-to-ieutal), compensation from ~1.76 kVAr to 1.76 KVAr. The load 50 Hz. The TBC has the following compensating branches parameters were: Stop 1) balanced load connected in dela, (0-7803-7108-9/01/510.00 (C)2001 IEEE. 1154 IECON'01: The 27th Annual Conference of the IEEE Industrial Electronics Society with R-200 2, in parallel with L=S00 mH. Step 2) unbalance load connected in deta with Ri=400 Qin parallel with Ly» $00 mH, Ry-200 Q in parallel with 2 RarLp series cieuit (Ry™1000 Q, Ly-200.5 H), Re 150.0 in parallel with Le= $00 mH. Step 3) polluting load witha three-phase’ full wave diode rectifier, with input ac inductances L= 5 mH, and a de load with R-80 , and 1-20 mi IV. Bxrenneera: Rese ‘An experimental prototype for the proposed topology was implemented for a nominal phase-o-phase voltage of 110 [Vegl, anda IGS0[VA}} three-phase load. For simplicity, all the system was connected instar configuration. As inthis ease the star configuration ofthe ‘TBC requires a retum path to initlize thyristor anode currents a neutral connection was included. ‘The TBC proctype includes two branches of bisary scaled capacitors (see Table 1). For economical reasons, the protolype did not include inductor branches. Then, it is only able to inject leading reactive power 10 the network TABLE ‘TBC Prororvee Paranerens Component [Value [Unit Ch, 15.00 | url Ch, 30.00 | {uF ‘The APF equipment is connected in parallel to the voltage supply and thee parameters are given in Table TL TABLE IL TRC Prororvre Pasavaerens (Paricter —[Vatue [tne Ly 13.00—[ [mH] c 4700_—[ {uF} RLY, 130 [Wah ‘The load is a lineal balanced RLL impedance in star configuration (R= 44[2}, Lae350miH]), which is connected in parallel with a half wave diode bridge reotifer, This rectifier tas a RL load (R-80{Q}, O{mFi) connected at the de side, Figure & illasates an experimental result of the proposed topology, before and after the connection ofthe rectifier, The combined contributions of “e” a “Ye” achieve a sinusoidal waveform for “Is, even when the load current" is highly polluted 0-7803-7108-9/01/S10.00 (C)2001 IEEE ve TeQ-stneivy ae ee (ITN eT AA Aine ON INT Fe spinel cursor sep cng. V. Conctvsions A. combined topology, using a Thyrisor Binary Compensator (TBC), anda PWMLIGBT. shunt Active Power Filler (APE), has been implemented. The TBC conuols the power factor and cores [oad unbalance. The APF eliminates the harmonies, and compensates the small mounts of power facior and unbalancing thatthe TEC, ven its binary characteristic, is unable to comet. The wo converters work independently, making the control system simple and more reliable. The system is able to compensate Power factor, unbalance loads, and harmonics, with good dynamic response. Compared with other topologies able to do the same work, the one presented here is more economical, because the high KVAr stage as been implemented with thyristors, which are cheaper than GTO ‘The resuls obtained, show an excellent behavior under both, steady-state and iansient situations. Acwowtsbominrs ‘The authors want to thank Conieyt for his financial suppor through Fondecyt Project number 1990413, Rererences| 10 Gy One, RA Pama, T “Ponce and Aeon ‘Sate TyrsConld Shut Congest IEEE eats ot oe pest a ye Wl PASI, NS 12) Bho Gas, 1, and Mai, “Ct Syn fr Tie Me Ace Poe’ Shoe pe Indi crm, Vol 429° Dee 198 gp EST bot Cottman 1'Diton nd L Mori “inay Conlin Sic VaR Compute Buch en Eestenaly Sieh Copco” Powe eco Seis Carn, ESC, Ap 1 IH Dhow, Com, And Mera, “A Fay Coe Aine {5} Talat, and G'S 78D He Power Sem, Power xt id Tee Le ERE ney Ais 1155

Vous aimerez peut-être aussi