Académique Documents
Professionnel Documents
Culture Documents
Part - III
Mrinal K Mandal
mkmandal@ece.iitkgp.ernet.in
Department of E & ECE
I.I.T. Kharagpur. 721302.
www.ecdept.iitkgp.ernet.in
=
v o A d (v i 2 v i 1 ) .
vi1
Ro
Ri
vi2
+
-
vdep
vo
-Vps
Circuit symbol.
Equivalent circuit.
mkmandal@ece.iitkgp.ernet.in
Practical op-amp
3
mkmandal@ece.iitkgp.ernet.in
Practical op-amp
IC741C characteristics:
Input resistance Ri 2 M, output resistance Ro 75 .
Open-loop voltage gain Ad 105.
Can handle a few mA (take ~k resistances).
Common mode rejection ratio (CMRR):
105
Gain
1.0
10 Hz
1 MHz
CMRR =
Log(Freq.)
Frequency response of an IC741C.
Ad
A cm
Ad
= 20log10
A cm
dB.
4
mkmandal@ece.iitkgp.ernet.in
IC741C
Input voltage.
Output should be zero when the voltage difference between the inputs is zero
(e.g. inputs are grounded). Real op-amps have some amount of output offset
voltage.
Offset null adjustment: use a three terminals variable resistor between 1, 5 and
the variable point to +/-VCC.
5
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Non-inverting amplifier:
Rf
i2
i1
R1
2
3
Vi
Vi
6
6 Vo
Rf
Vo
R1
Vi
v o v i
vi 0 vi
2nd method:
=
=
, i2
.
R1
R1
Rf
From the voltage divider formed by Rf and R1,
v v i
v
R1
Now, i 1 =i 2 i = o
,
v
=
v
i
o
R1
Rf
R1 + Rf
v
Rf
vo
Rf
o =+
1
.
1
.
=+
vi
R1
vi
R1
Rf
Av =+
1
( closed loop voltage gain ) .
R1
6
=
i1
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Given that R2 = R1||Rf. Calculate the closed loop
voltage gain.
Answer: A v = 1 +
Rf
R1
i1
R1
v o , v i 1 v i 2 and
For=
finite Ad , v i 2
R1 + Rf
vo.
(v i 2 v i 1 ) Ad =
Av =
Rf
i2
R1
vi 2
vi1 3 +
Vo
R2
Vi
1 + Rf R1
vo
=
.
v i 1 + (1 + Rf R1 ) A d
Ad
Ro
Input resistance, Rin =
.
1 +
Ri , output resistance, Rout =
A
+
A
A
1
v
d
v
Calculate Rin and Rout, and the bandwidth of the following non-inverting circuit.
A d =2 105 , Ri =2M , Ro =75 , R1 =1k , Rf =39 k , R 2 =1k , f unity =1 MHz.
Answer: Av = 40, Rin 10 G, Rout
106
0.01 , and bandwidth =
= 25 kHz.
40
7
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Inverting amplifier:
R1
i1
2
3
Vi
Rf
i2
Rule 2: i1 = i2.
Vo
Virtually
grounded
Inverting amplifier circuit.
i1
=
v o =
i 1Rf =
v i
Rf
.
R1
Rf
( closed loop voltage gain ) .
R1
Av =
Vi
= R1.
i1
R 2 R1
For finite Ad , Av =
.
1 + (1 + R 2 R1 ) A d
Input resistance, R=
in
vi 0 vi
.
=
R1
R1
Design an inverting amplifier with closed loop gain of 20 and input resistance of
10 k. Answer: R1 = 10 k, Rf = 200 k.
8
mkmandal@ece.iitkgp.ernet.in
2
3
Rf = 100 k
R1 = 10 k
Vo
Va
Vo
Vi
Voltage divider.
Transient response:
=
t 0,=
V i 0.1 V and=
Vo 0.
At
From the voltage divider,
100 k
VA
=
0.1 0.091V .
100 k + 10 k
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Voltage follower:
Non-inverting amplifier with R1 , Rf 0.
2
3
Av =+
1
Vo
Rf
=
1.
R1
Vi
Inverting amplifier circuit.
I1
Weighted summer:
V1
I1
R2
I2
V2
R1
Rn
Vn
Rf
2
In
3
V1
V2
Vn
In
=
, I2
, ...=
.
R1
R2
Rn
Applying KCL,
I f = I 1 + I 2 + ... + I n
0 Vo V1 V 2
V
=
+
+ ... + n
If
Vo
Rf
R1
R2
Rn
V
V
V
Vo =
Rf 1 + 2 + ... + n
R 1 R2
Rn
R2 =
Rn =
Rf
=
(V1 +V 2 + ... +V n ) For R 1 =
... =
10
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Implement the following function. The biasing voltage is 10 V. Current through
the feedback resistor should not exceed 1 mA.
vo =
(v 1 + 5v 2 ) .
Answer:
10
=
=10 k .
min
10 3
v1 v 2
vo =
Rf
+
=
(v 1 + 5v 2 )
R 1 R 2
R 1 = Rf = 10 k , and
Rf
V1
10 k
2 k
V2
10 k
2
3
Vo
5 2 k .
R=
Rf =
2
Weighted summer circuit.
11
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Capacitor-coupled inverting amplifier:
Rf
IB1
C1
R1
vi
2
3
IB2
C2
R2
Capacitor-coupled inverting
amplifier circuit.
vo
RL
Z in R1 + X C 1 R1( at f >> 1 C1 ).
For C 2 , X C=
R1 + RL .
2
R
A v =
f .
R1
12
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Capacitor-coupled non-inverting amplifier:
Rf
IB1
R1
C1 3
vi
IB2
C2
R2
vo
RL
Z in R 2 + X C 1 R 2( at f >> 1 C1 ).
X=
(R 2 + rs ) 10 ( rs is the source resistance ).
C1
X C=
Ro + R L .
2
Rf
1
.
A v =+
R1
13
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Capacitor-coupled voltage follower:
Rf
IB1
2
C1 3
vi
IB2
C2
vo
RL
R2
X=
(R 2 + rs ) 10 ( rs is the source resistance ).
C1
X C=
Ro + R L .
2
A v 1.
14
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Differencial amplifier:
Inverting amplifier R 1, R 2 , V i 1.
R2
Vi1
Vi2
R1
R3
VR4
2
3
Non-inverting amplifier R 1, R 2 , VR 4 .
Vo
R4
R2
V i 1.
R1
R
For V i1= 0, output voltage V 02= 1 + 2 VR 4 .
R1
R R4
R4
V i 2 V 02 = 1 + 2
V i 2 .
R3 + R 4
R1 R 3 + R 4
R + R2 R4
R
Vo = V 01 +V 02 = 1
Vi 2 2 Vi 1
R1 R 3 + R 4
R1
R2
=
R 3 R1 and
=
R 4 R=
V
For
,
(Vi 2 Vi 1 ) .
2
o
R1
Now, VR 4 =
A d (V 3 V 2 ) A c (V 3 +V 2 ) 2.
Non-ideal op-amp: Vo =
15
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Differential input impedance:
R2
Rin1
Rin2
R1
R1
VR2
2
3
R2
R1
6
Vi
Vo
R2
+
-
R1
VR2
R1 i
Vi +-
R1 i
Vo
R2
VR2
Virtually
short
R2
Inverting amplifier R in 1 R 1.
Non-inverting amplifier R in 2 R 1 + R 2 .
v
i
2R 1.
Ridiff = i =
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
16
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
v1
R1
v2
R 2 )(V1 V 2 ) +V1
=
Vo 2
Calculation of Vo2: Similarly,
Vo
{(R
R3
A2
A3
Vo
R3
R4
Instrumentation amplifier.
Vo 1 =
(1 + R1 R2 )V1 (R1 R2 )V1
1
A1
R2
(R1 R 2 )V1.
when V1 =
0 Vo 1 =
(R
R4
R1
Calculation of Vo1:
when V 2 =
0 Vo 1 =
(1 + R1 R2 )V1.
Instrumentation amplifier:
(R
R 2 )(V 2 V1 ) +V 2
R
=
(V 2 V1 )(R 4 R3 ) 1 + 2 R 1
2
17
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Amplifier with a T-network:
vx
R2 i2
R3 i3
vi
R4
2
i1
vi 0
= i 2.
R1
( 1)
i4
R1
=
i1
Vo
0 v x
R2
0 v x
R4
v x v o
=
R3
1
1
1 vo
v x
+
+
= ( 2)
R
R
R
R3
3
4
2
R2
( from eqn.1)
R1
v i
Also v x =
0 i 2R 2 =
R2 1
1
1 vo
+
+
=
R1 R 2 R 3 R 4 R 3
RR 1
1
1
Av =
2 3
+
+
R1 R 2 R 3 R 4
v i
18
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Current-to-voltage converter:
i1
is
2
3
Rs
i 2= i 1= i s .
v o =
i 2Rf =
i s Rf .
Rf
i2
Vo
The circuit.
Rf
i2
iD
2nd method:
2
3
Vo
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Voltage-to-current converter:
RL
iL
R1
i1
2
3
Vi
i L= i 1=
Vo
vi
.
R1
vi
The circuit.
Rf
i2
vi
i1 R1
v1
v2
2
3
v=
v=
i LR L .
L
1 v=
2
6 vo
i3
R3
i4
R2
RL
The circuit.
iL
vL
Now, i 1 = i 2
v i v 1 v 1 v o v L v o
=
=
R1
Rf
Rf
Rf
v L v=
(v i v 1 )
o
R1
( 1)
20
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Rf
i2
vi
i1 R1
v1
v2
2
3
6 vo
i3
R3
i4
R2
RL
iL
vL
v o v L
v
iL + L
=
R3
R2
vL
v L v o =
R 3 i L +
R
2
( 2)
The circuit.
Rf
vL
(v i v 1=
) R 3 i L +
R1
R2
i LR L
Rf
(v i i L=
R L ) R 3 iL +
R1
R
2
Rf
R L Rf
iL R L
R3 R 3
=v i
R1
R
R1
2
R L Rf
R R
iL
1 L = f v i ( 3)
R3 R 1
R 2 R 1 R 3
Rf
1
vi =
vi .
R3 R 1
R2
21
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Zero crossing detector:
2
3
vi
i1
Vo
Rf
iL
R1
2
3
Vo
vi
The circuit.
12 V,
For A d 10 , biasing voltage =
5
Vsat 12 1=
11 V
Vth 11 105 =
0.11 mV.
t(mS)
Input voltage.
Vo
(V)
t (mS)
vo
t
Output voltage.
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Negative impedance converter:
Rin =
R2
R1
2
3
i2
Vo
Vs
Vs Vo
V V
I R
=
o s =
2 2
Now, I s =
R3
R3
R3
=
is
is
R3
Negative impedance
converter.
Vs
Is
Vs R 2
R1R 3
R2
1
=
.
Rin
R1R 3
23
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
RC Integrator
Consider the output across the capacitor at high frequency i.e. f >>1/Ton.
Loop current is i =
vin
R + 1 jC
...(1)
vin
R
...(2)
1 t
vC = i dt
C 0
1 t
vC
vin dt
0
RC
...(3)
...(4)
At high frequency, the voltage across the capacitor is proportional to the time
integration of the input voltage.
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
24
mkmandal@ece.iitkgp.ernet.in
RC Integrator Waveforms
Integrator circuit
vc
at very high
frequency
vc
at medium
frequency
25
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Integrator:
R
iR
vi
+ vc 2
+
-
Vo
Frequency response.
dv
vi
=
C o [v C =
v o ]
iR =
iC =
R
dt
t
1
v o
v i (t ) dt .
RC 0
26
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Problem with the integrator circuit:
The output saturates if
input Vin has a non-zero DC component,
input bias current is non-zero,
input offset voltage is non-zero.
Off-set voltage effect:
- vc +
iR
R
2
3
Let at t = 0, vc = 0,
t1
Vo
Vos
1
v o = Vos + v C = Vos +
v i (t ) dt
RC 0
V
=
Vos + os t 1
RC
[v i
=
Vos ].
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Integrator:
Rf
+ vc R1
vi
2
3
t1
1
v i (t ) dt
v o( t 1 ) = Vo( t 0 )
RC t0
Vo
Vos
R2
A practical op-amp integrator
circuit when both Vos and IBs are
present.
Rf
Here, Vo( t 0=) 1 + VOS .
R1
1
v o( t 1 ) = Vo( t 0 )
v i (t ) dt
RC t 0
Rf
V
t
=
+
V
+
I
R
R
Here,
(
)
1
||
(
)
o 0
1 .
OS B f
R
1
28
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Integrator: frequency response
Rf
100 dB
+ vc R1
vi
2
3
R2=R1 ||Rf
Vo
R2
A practical op-amp integrator circuit.
Rf /R1 dB
0 dB
fa
fb
Log (f)
vo
Rf
Rf || 1 sC
Rf
Rf =
1.
=
.
=
=
2
2 2
v
R1 1 + C Rf
i
R1
R1 1 + 2C 2Rf 2 R1 2
2
R
1
f
.
fa =
2C 2Rf 2 =
1.
2 R f C
R
1
vo
vi
1
.
fb =
2 R 1 C
29
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Draw the output voltage waveforms for the two following cases:
1 M
vc
10 k
1V
t (mS)
Input pulse.
2
3
vc
10 nF
10 k
Vo
Circuit 1.
Solutions:
1
1 dt
v o( t ) =
RC 0
in 0 t 1 mS
Vo
Circuit 2.
1
10 nF
t (mS)
t (mS)
-10 V
For circuit 1.
-10 V
For circuit 2.
t
4
10
=
t V
Charging time onstant 1= RC = 0.1 mS .
10 109 10 103
Discharging time onstant 2 = Rf C = 10 mS .
1 mS , v o =
at t =
104 103 =
10 V.
30
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
RC Differentiator
Consider the output across the resistor at low frequency i.e. f <<1/ Ton.
Loop current is i =
vin
R + 1 jC
...(1)
Differentiator circuit
vin
1 jC
vR R C
dvin
dt
...(4)
vin
dvc
R
dt
i
jC
=
vc
...(2)
...(3)
At low frequency, the voltage across the resistor is proportional to the time
differentiation of the input voltage.
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
31
mkmandal@ece.iitkgp.ernet.in
RC Differentiator Waveforms
Some other waveforms.
32
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Differentiator:
R
+ vc vi
C
iC
2
3
Vo
Frequency response.
vC v i ,
v o =
v R =
i R R
dv
= C C R
dt
dv
= RC i .
dt
Problems:
At low frequencies, the gain is very small.
At high frequencies, the gain is high: instability.
Noise problem: since the output voltage is proportional to the slope of the
input voltage (dvi/dt), the contribution of noise voltage across C may be more
than the actual input at low frequency (higher slope associated with high
frequency components).
33
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Improved differentiator:
Cf
Ri
vi
Ci
2
3
-Rf /Ri
Gain(dB)
Rf
6
Vo
Log(f)
0 (dB)
-1/(2Ci Rf)
-1/(2Cf Ri)
Frequency response.
34
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
2
3
=
i D I 0 ( exp (v D VT ) 1) I 0 exp (v D VT )
vi
vi
i
=
v D VT ln=
D R
1
I 0R1
Vo
Logarithmic amplifier.
v
vo =
v D =
VT ln i
I 0R 1
Exponential amplifier:
R1
VD
Vi
2
3
i D I 0 exp (v D VT ) =
I 0 exp (v i VT )
6
Vo
v o =
R 1 i D =
I 0R 1 exp (v i VT ) .
Exponential amplifier.
35
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
2
3
is
VL
RL
Half-wave rectifier.
A d , vo =
v i +V and v L =
v i ( Diode: ON)
A d , vo =
V and v L =
0.
( Diode: OFF)
CC
Problems:
Low slew rate: when the feedback path is open, the op-amp output saturates
to vo = -Vcc. It takes some time to change to positive voltage: ringing.
Bandwidth limitation.
36
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
R2
R1
Vi
2
3
D2
6
Vo D1
VL
Problems:
Slew rate problem reduces.
Bandwidth limitation.
37
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Lowpass filter :
R2
R2
+ vc -
+ vc R1
2
3
vi
R1
vi
Vo
Vo
R || X C
1
Non-inverting: fC =
, A dc =
1 + R 2 R1 , and A ac =
1+ 2
.
R1
2 R 2C
R || X C
1
R 2 R1 , and A ac =
2
Inverting: fC =
, A dc =
.
R1
2 R 2C
R2 /R1 dB
R2 /R1 dB
0 dB
0 dB
fc
fc
Log (f)
Log (f)
38
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Highpass filter :
R2
R2
C
R1
C
2
3
vi
vi
Inverting: fC =
2
3
Vo
Vo
Non-inverting: fC =
R1
1
R2
, A dc = 1, and A ac = 1 +
.
2 R 1C
R1 + X C
1
R2
, Adc = 0, and Aac =
.
2 R1C
R1 + XC
R2 /R1 dB
R2 /R1 dB
0 dB
0 dB
fc
Log (f)
fc
Log (f)
39
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
R1
v o sat
R1 + Rf
Schmitt trigger:
Vi
2
3
vi
6 Vo
Rf
Vsat
R1
vo
2Vsat
-Vsat
R1
v o sat
Lower triggering point (LTP ) =
.
R 1 + R f
vo
Vsat
vi
-Vsat
LTP
UTP
I/O characteristics.
40
mkmandal@ece.iitkgp.ernet.in
Op-amp Applications
Schmitt trigger with adjustable triggering points:
Vi
2
3
Vo
D1
D2
R2
R3
vo
Vsat
vi
-Vsat
LTP
R1
UTP
I/O characteristics.
sat
R1
, and
R 1 + R 3
sat
R1
.
R 1 + R 2
41
mkmandal@ece.iitkgp.ernet.in
2
3
Vos
R2
v o =(1 + R 2 R 1 ) (v o +VOS ) .
vi
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
42
mkmandal@ece.iitkgp.ernet.in
3
2
6 Vo
Rf
Vi
IB1
IB2
6 Vo
Rf
IB2
R1
R1
Bias currents in a non-ideal op-amp.
3
2
6 Vo
Rf
R1
R1IB2 +
Equivalent circuit to calculate the
effect of bias currents.
43
mkmandal@ece.iitkgp.ernet.in
Finite bandwidth:
vi1
vi2
3
2
+
-
vo
Gain (dB)
An op-amp without
the feedback.
Ad
0
f1
fu
Log(Freq.)
Rf
1
Ad + 1 .
R1 + Rf
Frequency response.
Ad
.
Rf
s
+
A +1
1 R 1 + R f d
Rf
Ad + 1 .
The new cutoff frequency: 1
R
+
R
f
1
44
mkmandal@ece.iitkgp.ernet.in
Vo
V/S.
t
vo
t
Output voltage.
vo
Required
waveform
vo
Slewed
waveform
Large signal - high frequency
effect.
45
mkmandal@ece.iitkgp.ernet.in
v o = Va 1 + R f R 1 sin t .
dv o
= V a (1 + R f R 1 ) cos t .
dt
Maximum slope is V a (1 + R f R 1 ) where it crosses zero.
Solutions:
v o =
0.5 sin t R f R 1 =-5 sin t .
dv o
Maximum slope:
dt
5.
=
max
1 k
Vi
2
3
vo
0.5 106
f=
= 15.9 kHz.
max
5 2
46
Department of Electronics & Electrical Communication Engineering, I.I.T. Kharagpur
mkmandal@ece.iitkgp.ernet.in
Thank you
?
mkmandal@ece.iitkgp.ernet.in
Ph. +91-3222-283550 (o)
Department of E. & E.C.E.
I.I.T. Kharagpur, 721302.
47