Académique Documents
Professionnel Documents
Culture Documents
Operating Voltage: 2.3V~5.5V The APA2172 is a stereo, differential input, single supply,
Differential Input and cap-free line driver, which is available in SOP-14 and
Ground Reference Output TSSOP-14 packages.
The APA2172 is ground-reference output, and doesnt
- No Output Capacitor Required (for DC Blocking)
- Save the PCB Space need the output capacitors for DC blocking. The advan-
tages of eliminating the output capacitor are saving the
- Reduce the BOM Costs
cost, eliminating component height, and improving the
- Improve the Low Frequency Response
Low Noise and THD+N
low frequency response.
The external gain setting is recommended using from
- SNR > 108dB
1V/V to 10V/V. High PSRR provides increased immu-
- Noise < 8Vrms
nity to noise and RF rectification. APA2172 has shutdown
- THD+N < 0.02% at 20Hz~20kHz
and under-voltage detector function for Depop solution.
Output Voltage Swing Can Reach 2.1Vrms/Ch into The APA2172 is capable of driving 2.1Vrms at 3.3V into
2.5k at VDD=3.3V 2.5k load, and provides short-circuit and thermal pro-
High PSRR: 80dB at 217Hz tection.
Fast Start-up Time: 500s
Integrate the De-Pop Circuitry
Simplified Application Circuit
Thermal and Short-Circuit Protection
Surface-Mount Packaging
- SOP-14
- TSSOP-14
Lead Free and Green Devices Available
(RoHS Compliant)
Stereo Stereo
Input Signal APA2172 Line-Out
Applications Signal
Set-Top Boxes
CD/DVD Players
LCD TVs
HTIBs (Home Theater in Box)
ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and
advise customers to obtain the latest version of relevant information to verify before placing orders.
Pin Configuration
TSSOP-14 SOP-14
(Top View) (Top View)
APA2172 K : APA2172
XXXXX XXXXX - Date Code
Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which
are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for
MSL classification at lead-free peak reflow temperature. ANPEC defines Green to mean lead-free (RoHS compliant) and halogen
free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by
weight).
Thermal Characteristics
Symbol Parameter Typical Value Unit
(Note 2)
Thermal Resistance - Junction to Ambient
JA
O
TSSOP-14 120 C/W
SOP-14 120
Note 2: Please refer to Thermal Pad Consideration. 2 layered 5 in2 printed circuit boards with 2oz trace and copper through several
thermal vias. The thermal pad is soldered on the PCB.
Electrical Characteristics
o
VDD=3.3V, VGND=VPGND=0V, VSDN=VDD, CCPF=CCPO=1F, Ci=1F, RL=2.5k, TA=25 C, Ri=10k, Rf=20k (unless other-
wise noted)
APA2172
Symbol Parameter Test Conditions Unit
Min. Typ. Max.
IDD VDD Supply Current - 10 15 mA
ISD VDD Shutdown Current VSDN=0V - 1 5 A
Il Input Current SDN - 0.1 - A
CHARGE PUMP
fOSC Switching Frequency 400 500 600 kHz
Req Equivalent Resistance - 21 25
DRIVERS
AVO Open Loop Voltage Gain 80 100 - dB
GW Unity Gain Bandwidth 8 10 - MHz
VSR Slew Rate - 4.5 - V/s
VOS Output Offset Voltage VDD=2.3V to 5.5V, RL = 2.5k -5 - 5 mV
VN Output Noise Ri=10k, Rf=10k - 8 15 Vrms
Tstart-up Start-up Time - 500 - s
VDD=2.3V to 5.5V, Vrr=200mVrms
fin= 217Hz -80 -60
PSRR Power Supply Rejection Ratio - dB
fin= 1kHz -80 -60
fin= 20kHz -50 -45
CL Maximum Capacitive Load - 220 - pF
VESD ESD Protection OUTR, OUTL - 8 - kV
THD+N=1%, fin=1kHz
- 15 -
RL=32
Output Power (Stereo, In
PO mW
Phase)
VDD=5V
THD+N=1%, fin=1kHz - 40 -
RL=32
VO=2Vrms, RL=2.5k
fin=20Hz 0.02 -
-
fin=1kHz 0.001 0.002
Total Harmonic Distortion Plus fin=20kHz 0.02 -
THD+N %
Noise
Po=10mW, RL=32,fin=1kHz - 0.03 -
THD+N (%)
VDD=3.3V
VDD=5V
VDD=3.3V
0.1 VDD=5V 0.1 out phase
RL=32
Cin=2.2
f=1kHz
Av=2V/V
0.01 0.01
0 10 20 30 40 50 60 0 20 40 60 80 100
Output Power (mW) Output Power (mW)
THD+N (%)
VDD=2.3V VDD=3.3V
VDD=3.3V 0.1
0.1
VDD=2.3V
VDD=5V 0.01
0.01 VDD=5V
0.001
0.001
0 1 2 3 4 0 1 2 3 4
Output Voltage (V) Output Voltage (V)
THD+N (%)
Po=1mW
0.1
VDD=3.3V
VDD=2.3V
Po=10mW
Po=5mW
0.01
0.01
VDD=5V
0.001
0.002
0 1 2 3 4 20 100 1k 10k 20k
Output Voltage (V) Frequency (Hz)
THD+N (%)
Po=3mW
0.002 0.001
20 100 1k 10k 20k 20 100 1k 10k 20k
Frequency (Hz) Frequency (Hz)
0.01 0.01
Vo=1.8Vrms Vo=1.8Vrms
0.001 0.001
20 100 1k 10k 20k 20 100 1k 10k 20k
Frequency (Hz) Frequency (Hz)
-50 -50
+8 +8
Gain Gain -100
-100
+6 +6
Phase(Deg)
Phase(Deg)
Gain(dB)
Gain(dB)
-150 -150
+4 +4
-200 Phase -200
Phase
+2 -250 +2 -250
VDD=3.3V VDD=3.3V
RL=600 RL=10k
+0 Cin=2.2 -300
+0 Cin=2.2 -300
Vo=2Vrms Vo=2Vrms
Av=2V/V -350 Av=2V/V -350
-2 -2
10 100 1k 10k 200k 10 100 1k 10k 200k
Frequency (Hz) Frequency (Hz)
Crosstalk (dB)
Phase(Deg)
Gain(dB)
-150
+4 -90
-200
Phase
+2 -250 -100
VDD=3.3V Right to Left
RL=100k
-300
+0 Cin=2.2 -110
Vo=2Vrms
Av=2V/V -350 Left to Right
-2
10 100 1k 10k 200k -120
20 100 1k 20k
Frequency (Hz) Frequency (Hz)
AV=-1V/V AV=-1V/V
Ci=1F 15 Ci=1F
VO=1Vrms A-Weighting
Crosstalk (dB)
-80
Left channel
-90
10 Right channel
-100
Right to Left
5
-110
Left to Right
-120 0
20 100 1k 20k 20 100 1k 20k
Frequency (Hz) Frequency (Hz)
RL=100k RL=600
-20 AV=-1V/V
AV=-1V/V
Output Noise Voltage (Vrms)
Ci=1F Ci=1F
15 Vrr=0.2Vpp
A-Weighting -40
Left channel
-60
10
Right channel
Right channel
-80
Left channel
5 -100
0 -120
20 100 1k 20k 20 100 1k 20k
Frequency (Hz) Frequency (Hz)
-80 -100
Left channel
-120
-100
-140
-12020 100 1k 20k 0k 5k 10k 15k 20k
Frequency (Hz) Frequency (Hz)
Supply Current vs. Supply Voltage GSM Power Supply Rejection vs. Frequency
7
-100
6 -125
5 +0 -150
Output Voltage (dBV)
4 -25
-50
3
-75
2 -100
1 -125
0 -150
0.0 1.0 2.0 3.0 4.0 5.0 5.5 0 400 800 1.2k 1.6k 2k
Supply Voltage (V) Frequency (Hz)
VDD
V LOUT
2
VROUT
3
Operating Waveforms
VDD
VDD
1 1
V ROUT VLOUT
2 2
V LOUT VROUT
3 3
VSD
VS D
1 1
2 2
VROUT VROUT
3 3
VLOUT VLOUT
Pin Description
PIN
I/O/P FUNCTION
NO. NAME
1 RINP I Right channel non-inverting input.
2 RINN I Right channel inverting input.
3 ROUT O Right channel output.
4 GND P Signal ground.
Shutdown mod control input signal, pull low for shutdown headphone driver. This pin should
5 SDN I
be connect a 100 Protection Resistor.
Block Diagram
RINN
ROUT
RINP
LINP
LOUT
LINN
RFB
CIN
1F RIN
R-CH
R-CH RINN
ROUT Output
Input
RINP
System
Power
CIN LINP L-CH
1F RIN LOUT Output
L-CH R1
LINN
Input 3k
Under Voltage UVP
Thermal R2
and Over Detection Circuit R3 1k
Current 50k
Protection VDD
LDO
RSD
Shutdown SDN 100 Power CPP 1F 10F
Shutdown
Control Circuit and Charge
Depop Pump CCPF
Circuit 1F
CPN
2. Non-Inverting RFB
RFB
CX
1F RIN
R-CH
RINN
ROUT Output
R-CH RINP
Input
CIN
RX
1F System
CIN Power
1F RX
L-CH LINP L-CH
Input LOUT Output
LINN R1
3k
CX RIN Under Voltage UVP
Thermal R2
1F and Over Detection Circuit R3 1k
Current 50k
Protection VDD
RSD LDO
100 CPP 1F 10F
Shutdown SDN Shutdown Power
Control Circuit and Charge
Depop Pump CCPF
Circuit 1F
CPN
3. Differential RFB
RFB
CIN
1F RIN
R-CH
RINN
R-CH ROUT Output
Input RINP
CIN RIN
RFB
1F System
CIN Power
1F RIN RFB
LINP L-CH
L-CH LOUT Output
LINN R1
Input
3k
CIN RIN
Under Voltage UVP
1F Thermal R2
and Over Detection Circuit R3 1k
Current 50k
Protection VDD
RSD LDO
100 CPP 10F
Shutdown SDN Shutdown Power 1F
Control Circuit and Charge
Depop Pump CCPF
Circuit 1F
CPN
1. Differential
C1
R2
C3
R1 R3 R-CH
RINN
R-CH ROUT Output
Input C2 R3 RINP Cout
R1 C1 C1 220pF
C3 R2
System
Power
C3 C1
R1 R2 R2 C1 Cout
LINP L-CH
L-CH 220pF Output
C2 R3 R1
Input LINN LOUT 3k
R1 R3 C1
C3 Under Voltage UVP
Thermal R2
and Over Detection Circuit R3 1k
Current 50k
Protection VDD
LDO
RSD
100 Power CPP 1F 10F
Shutdown SDN Shutdown
Circuit and Charge
Control Depop Pump CCPF
Circuit 1F
CPN
2. Inverting
R2
C1
C3
R1 R3 R-CH
RINN
R-CH ROUT Output
Input C1 RINP Cout
C2 220pF
System
Power
R2
C1
C2 Cout L-CH
LINP
L-CH R1 R3 220pF Output
LINN R1
Input LOUT 3k
C1 UVP
C3 Thermal Under Voltage R2
and Over Detection Circuit R3 1k
Current 50k
Protection VDD
LDO
RSD
100 Power CPP 1F 10F
Shutdown SDN Shutdown
Circuit and Charge
Control Depop Pump CCPF
Circuit 1F
CPN
Function Description
Line Driver Operation Shutdown Function
Under-Voltage Protection
Application Information
Using The APA2172 As A Second-Order Filter Input Capacitor, Ci
Feedback Resistor, Rf
0.7mm
Refer the figure 4, the external gain is setting by Ri and Rf;
and the gain setting is recommended using from -1V/V to
1.27mm
-10V/V. The Rf is in the range from 4.7k to 100k. Its
recommended to use 1% tolerance resistor or better.
Package Information
TSSOP-14
D
SEE VIEW A
E1
e b E
c
0.25
A2
GAUGE PLANE
SEATING PLANE
A1
VIEW A L
S TSSOP-14
Y
M MILLIMETERS INCHES
B
O
L MIN. MAX. MIN. MAX.
A 1.20 0.047
Package Information
SOP-14
SEE VIEW A
E1
E
h X 45
e b c
A2
0.25
GAUGE PLANE
A1
SEATING PLANE
L
VIEW A
S SOP-14
Y
M MILLIMETERS INCHES
B
O
L MIN. MAX. MIN. MAX.
A 1.75 0.069
A1 0.10 0.25 0.004 0.010
A2 1.25 0.049
b 0.31 0.51 0.012 0.020
c 0.17 0.25 0.007 0.010
D 8.55 8.75 0.337 0.344
E 5.80 6.20 0.228 0.244
E1 3.80 4.00 0.150 0.157
e 1.27 BSC 0.050 BSC
h 0.25 0.50 0.010 0.020
L 0.40 1.27 0.016 0.050
0 0 8 0 8
E1
F
W
B0
K0 A0 A
B OD1 B
SECTION A-A
T
SECTION B-B
d
H
A
T1
Application A H T1 C d D W E1 F
16.4+2.00 13.0+0.50
330.02.00 50 MIN. 1.5 MIN. 20.2 MIN. 12.00.30 1.750.10 5.500.10
-0.00 -0.20
TSSOP-14 P0 P1 P2 D0 D1 T A0 B0 K0
1.5+0.10 0.6+0.00
4.000.10 8.000.10 2.000.10 1.5 MIN. 6.400.20 5.200.20 1.600.20
-0.00 -0.40
Application A H T1 C d D W E1 F
16.4+2.00 13.0+0.50
330.02.00 50 MIN. 1.5 MIN. 20.2 MIN. 16.00.30 1.750.10 7.500.10
-0.00 -0.20
SOP-14 P0 P1 P2 D0 D1 T A0 B0 K0
1.5+0.10 0.6+0.00
4.00.10 8.00.10 2.00.10 1.5 MIN. 6.400.20 9.000.20 2.100.20
-0.00 -0.40
(mm)
SOP-14
Classification Profile
Customer Service
Taipei Branch :
2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,
Sindian City, Taipei County 23146, Taiwan
Tel : 886-2-2910-3838
Fax : 886-2-2917-3838