Académique Documents
Professionnel Documents
Culture Documents
Preferred Device
Triacs
Silicon Bidirectional Thyristors
Designed for high performance fullwave ac control applications
where high noise immunity and commutating di/dt are required.
http://onsemi.com
Features
Blocking Voltage to 800 Volts TRIACS
OnState Current Rating of 12 Amperes RMS at 70C 12 AMPERES RMS
Uniform Gate Trigger Currents in Three Quadrants, Q1, Q2, and Q3 400 thru 800 VOLTS
High Immunity to dv/dt 250 V/ms Minimum at 125C
High Commutating di/dt 6.5 A/ms Minimum at 125C MT2 MT1
Industry Standard TO220 AB Package G
High Surge Current Capability 100 Amperes
PbFree Packages are Available* MARKING
DIAGRAM
MAXIMUM RATINGS (TJ = 25C unless otherwise noted)
Rating Symbol Value Unit
Peak Repetitive OffState Voltage (Note 1) VDRM, V
(TJ = 40 to 125C, Sine Wave, VRRM MAC12xG
50 to 60 Hz, Gate Open) AYWW
MAC12D 400
MAC12M 600 TO220AB
MAC12N 800 1 CASE 221A09
2
3 STYLE 4
On-State RMS Current IT(RMS) 12 A
(All Conduction Angles; TC = 70C)
x = D, M, or N
Peak Non-Repetitive Surge Current ITSM 100 A A = Assembly Location
(One Full Cycle, 60 Hz, TJ = 125C) Y = Year
WW = Work Week
Circuit Fusing Consideration (t = 8.33 ms) I2t 41 A2sec
G = PbFree Package
Peak Gate Power PGM 16 W
(Pulse Width 1.0 ms, TC = 80C)
PIN ASSIGNMENT
Average Gate Power PG(AV) 0.35 W 1 Main Terminal 1
(t = 8.3 ms, TC = 80C)
2 Main Terminal 2
Operating Junction Temperature Range TJ 40 to +125 C
3 Gate
Storage Temperature Range Tstg 40 to +150 C
4 Main Terminal 2
Maximum ratings are those values beyond which device damage can occur.
Maximum ratings applied to the device are individual stress limit values (not
normal operating conditions) and are not valid simultaneously. If these limits are ORDERING INFORMATION
exceeded, device functional operation is not implied, damage may occur and
reliability may be affected. Device Package Shipping
1. VDRM and VRRM for all types can be applied on a continuous basis. Blocking MAC12D TO220AB 50 Units / Rail
voltages shall not be tested with a constant current source such that the
voltage ratings of the devices are exceeded. MAC12DG TO220AB 50 Units / Rail
(PbFree)
MAC12M TO220AB 50 Units / Rail
MAC12MG TO220AB 50 Units / Rail
(PbFree)
MAC12N TO220AB 50 Units / Rail
MAC12NG TO220AB 50 Units / Rail
(PbFree)
*For additional information on our PbFree strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques Preferred devices are recommended choices for future use
Reference Manual, SOLDERRM/D. and best overall value.
THERMAL CHARACTERISTICS
Characteristic Symbol Value Unit
Thermal Resistance, JunctiontoCase RqJC 2.2 C/W
JunctiontoAmbient RqJA 62.5
Maximum Lead Temperature for Soldering Purposes 1/8 from Case for 10 Seconds TL 260 C
ELECTRICAL CHARACTERISTICS (TJ = 25C unless otherwise noted; Electricals apply in both directions)
Characteristic Symbol Min Typ Max Unit
OFF CHARACTERISTICS
Peak Repetitive Blocking Current TJ = 25C IDRM, 0.01 mA
(VD = Rated VDRM, VRRM, Gate Open) TJ = 125C IRRM 2.0
ON CHARACTERISTICS
Peak OnState Voltage (Note 2) (ITM = "17 A) VTM 1.85 V
Gate Trigger Current (Continuous dc) (VD = 12 V, RL = 100 W) IGT mA
MT2(+), G(+) 5.0 13 35
MT2(+), G() 5.0 13 35
MT2(), G() 5.0 13 35
DYNAMIC CHARACTERISTICS
Rate of Change of Commutating Current (di/dt)c 6.5 A/ms
(VD = 400 V, ITM = 4.4A, Commutating dv/dt = 18 V/ms, Gate Open,
TJ = 125C, f = 250 Hz, No Snubber)
Critical Rate of Rise of OffState Voltage dv/dt 250 500 V/ms
(VD = Rated VDRM, Exponential Waveform, Gate Open, TJ = 125C)
Repetitive Critical Rate of Rise of On-State Current di/dt 10 A/ms
IPK = 50 A; PW = 40 msec; diG/dt = 200 mA/msec; f = 60 Hz
2. Pulse Test: Pulse Width 2.0 ms, Duty Cycle 2%.
http://onsemi.com
2
MAC12D, MAC12M, MAC12N
Quadrant 1
MainTerminal 2 +
Symbol Parameter VTM
VDRM Peak Repetitive Forward Off State Voltage
on state
IDRM Peak Forward Blocking Current IH
VRRM Peak Repetitive Reverse Off State Voltage IRRM at VRRM
IRRM Peak Reverse Blocking Current
VTM Maximum On State Voltage off state + Voltage
IH Holding Current IH IDRM at VDRM
Quadrant 3
VTM
MainTerminal 2
MT2 POSITIVE
(Positive Half Cycle)
+
MT1 MT1
REF REF
IGT + IGT
() MT2 () MT2
MT1 MT1
REF REF
MT2 NEGATIVE
(Negative Half Cycle)
http://onsemi.com
3
MAC12D, MAC12M, MAC12N
100 1.10
Q1 0.80 Q2
10
0.70
0.60
0.50
1 0.40
40 25 10 5 20 35 50 65 80 95 110 125 40 25 10 5 20 35 50 65 80 95 110 125
TJ, JUNCTION TEMPERATURE (C) TJ, JUNCTION TEMPERATURE (C)
Figure 1. Typical Gate Trigger Current Figure 2. Typical Gate Trigger Voltage
versus Junction Temperature versus Junction Temperature
100 100
MT2 POSITIVE
HOLDING CURRENT (mA)
Q3
10 10
MT2 NEGATIVE
1 1
40 25 10 5 20 35 50 65 80 95 110 125 40 25 10 5 20 35 50 65 80 95 110 125
TJ, JUNCTION TEMPERATURE (C) TJ, JUNCTION TEMPERATURE (C)
125 20
18 DC
180
120, 90, 60, 30 16
TC, CASE TEMPERATURE (C)
110 120
14
12
95 10
8 90
180
6 60
80 30
4
DC
2
65 0
0 2 4 6 8 10 12 0 2 4 6 8 10 12
IT(RMS), RMS ON-STATE CURRENT (AMP) IT(AV), AVERAGE ON-STATE CURRENT (AMP)
http://onsemi.com
4
MAC12D, MAC12M, MAC12N
100 1
(NORMALIZED)
10
0.1
MAXIMUM @ TJ = 25C
1
0.01
0.1 1 10 100 1000 10000
t, TIME (ms)
0.1
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5
VT, INSTANTANEOUS ON-STATE VOLTAGE (VOLTS)
http://onsemi.com
5
MAC12D, MAC12M, MAC12N
PACKAGE DIMENSIONS
TO220AB
CASE 221A09
ISSUE AA
NOTES:
SEATING
T PLANE 1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
B F C 2. CONTROLLING DIMENSION: INCH.
T 3. DIMENSION Z DEFINES A ZONE WHERE ALL
S BODY AND LEAD IRREGULARITIES ARE
ALLOWED.
4
INCHES MILLIMETERS
Q A DIM MIN MAX MIN MAX
A 0.570 0.620 14.48 15.75
1 2 3 B 0.380 0.405 9.66 10.28
U
C 0.160 0.190 4.07 4.82
H D 0.025 0.035 0.64 0.88
F 0.142 0.147 3.61 3.73
K G 0.095 0.105 2.42 2.66
Z H 0.110 0.155 2.80 3.93
J 0.018 0.025 0.46 0.64
K 0.500 0.562 12.70 14.27
L R L 0.045 0.060 1.15 1.52
N 0.190 0.210 4.83 5.33
V J Q 0.100 0.120 2.54 3.04
R 0.080 0.110 2.04 2.79
G S 0.045 0.055 1.15 1.39
T 0.235 0.255 5.97 6.47
D U 0.000 0.050 0.00 1.27
N V 0.045 1.15
Z 0.080 2.04
STYLE 4:
PIN 1. MAIN TERMINAL 1
2. MAIN TERMINAL 2
3. GATE
4. MAIN TERMINAL 2
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including Typicals must be validated for each customer application by customers technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
http://onsemi.com MAC12/D
6