Proteção e religadores microprocessados

PROTEO E COORDENAO DE REDES AREAS DE DISTRIBUIO
Religadores e Rels Microprocessados
Proteo Digital
Evoluo:
Incio: final dcada 60 com protees de linhas de

transmisso;
Evoluo dos microcomputadores: capacidade e custos;
Surgimento dos microprocessadores;
Rels e controles microprocessados em srie
Prof Jlio Xavier 1

Proteo Digital
DESCRIO BSICA:
Hardware:
Circuitos de Entrada (TCs e Filtros)
Aquisio de Dados (Converso A/D)
Configurao (Ajustes)
Unidade Central de Processamento
(Microprocessador, Memrias e Perifricos)
Circuitos de Sada (Atuaes e Indicadores)
Software
Prof Jlio Xavier 2

Impactos na Engenharia de Proteo

Vantagens: (Econmicas e Tcnicas)
Custo decrescente
Agregar funes: Proteo, Controle e
Superviso: Medio, Registro de Eventos e
Oscilografia
Reconfigurao automtica
Ajuste remoto
Prof Jlio Xavier 3
Impactos na Engenharia de Proteo

Dificuldades:
Exige treinamento especializado para cada
tipo e fabricante
Documentao extensa (catlogos)
Necessidade de uniformizar procedimentos
Armazenamento adequado dos registros de
eventos
Prof Jlio Xavier 4

CONTROLES MICROPROCESSADOS
(Religadores)
RELS MICROPROCESSADOS
(Disjuntores, painis e fiaes)
Prof Jlio Xavier 5

(Religadores)
FXB - Cooper
Form4C - Cooper
POLARR - Whipp & Bourne - Relig. GVR
PANACEA - Whipp & Bourne
CAPM4 - NU-LEC
Prof Jlio Xavier 6

Ajustes Bsicos:
Ajustes Gerais:
nmero de aberturas para lockout
intervalos de religamento
tempo de rearme
relao de TC
Ajustes de Fase:
Mnimo trip
Curva de fase: normal ou modificada
Ajustes de Neutro:
Mnimo trip
Curva de Neutro: normal ou modificada
Prof Jlio Xavier 7
CURVAS DE PROTEO
Inseridas na memria no voltil dos controles
Original ( IEC, ANSI, curvas clssicas)
Modificada
Mtodos de modificao da curva
Multiplicador de tempo
Retardo adicional
MRT - minimum response time
High current trip (instantneo)
Retardo do instantneo
Prof Jlio Xavier 8
(Religadores)
Ajustes Suplementares:
SEF - Sensitive Earth Fault:

Pickup menor que a proteo de neutro
Tempo definido
CLPU - Cold Load Pickup:

Ajustes de fase e neutro especfico para reenergizao
Tempo definido ou sustentao manual
Lockout - 1
Prof Jlio Xavier 9

(Religadores)
Ajustes Suplementares:
HCLO - High current lockout :

Abertura instantnea
Direto ao lockout
Proteo 1-shot:
Ajustes de fase e neutro para situao de risco
Lockout - 1
Coordenao de seqncia:
Adianta igualmente o ciclo de religamento para dois
religadores em srie
Prof Jlio Xavier 10

(Religadores)
Condies de Operao do Religador:
AUTO - normal, operando no ciclo completo
1-SHOT
COLD LOAD PICKUP
Prof Jlio Xavier 11

(Graduaes exemplos)
FXB - Cooper
Form4C - Cooper
POLARR - Whipp & Bourne - Relig. GVR
PANACEA - Whipp & Bourne (software de ajuda)
CAPM4 - NU-LEC
Prof Jlio Xavier 12

Proteo
Controle: comandos de abertura e fechamento e

intertravamentos.
Superviso: medies, registros de eventos e

oscilografia.
Prof Jlio Xavier 13

PROTEO DE ALIMENTADORES
Multiplicidade de ajustes
funo 50: IOC de fase: pickup e retardo
funo 51: TOC de fase: mnimo trip e curva
funo 50N: IOC de neutro: pickup e retardo
funo 51N: TOC de neutro: min. trip e curva
Prof Jlio Xavier 14

Proteo fase aberta: I2/I1 com tempo definido

Desbalano de correntes: 3I2
SEF - Sensitive earth fault: 3Io ( tempo definido)
Prof Jlio Xavier 15

Funo religamento - 79:
nmero de religamentos
rearme de fase
rearme de neutro
tempo de bloqueio religamento para fechamento
manual
superviso da tenso de referncia
Prof Jlio Xavier 16

Funo break-failure - 62BF: YES/NO
Funes adicionais:
Medio
Registro de eventos
Oscilografia
Relao de TC: ampres primrios
Prof Jlio Xavier 17

RELS UTILIZADOS COELBA:
SPAC - ABB (SE CANDEAL)
SPAJ - 140 C - ABB
PL150 - TEAM-ARTECHE
IRD - ZIV
SEL - 351A - SCHWEITZER
Prof Jlio Xavier 18

RELS DE SOBRECORRENTE MICROPROCESSADOS
Ajustes do PL150 - TEAM-ARTECHE
0 - Ajustar T1, T2 ou T3
1 - TOC de fase: mnimo trip e curva: ANSI ou IEC
2 - TOC de neutro: mnimo trip e curva: ANSI ou IEC
3 - IOC de fase: pickup e retardo
4 - IOC de neutro: pickup e retardo
5 - Religamentos: 1, 2, 3 ou 4
6 - Rearme de fase (reset)
7 - Rearme de neutro (reset)
8 - Tempo de bloqueio do religamento para fech. Manual
9 - Proteo fase aberta: I2/I1 com tempo definido
10 - Desbalano de corrente (3I2= Ia+a2Ib+aIc): TOC e IOC
Prof Jlio Xavier 19
Ajustes do IRD - ZIV
0 - Ajustar T1, T2 ou T3
1 - TOC de fase: mnimo trip e curva: ANSI ou IEC
2 - TOC de neutro: mnimo trip e curva: ANSI ou IEC
3 - IOC de fase: pickup e retardo
4 - IOC de neutro: pickup e retardo
5 - Religamentos: 1, 2, 3 ou 4 com VR
6 - Rearme de fase (reset)
7 - Rearme de neutro (reset)
8 - Tempo de bloqueio do religamento para fech. Manual
9 - Proteo fase aberta: I2/I1 com tempo definido
10 - Deteco de corrente residual - SEF - 3I0
Prof Jlio Xavier 20
Ajustes do SEL 351A
Settings Sheet Page 3
For the SEL-351A Relay Date
Relay Settings (Serial Port Command SET and Front Panel)
OG : 455 / EOPS / 2007
SE SO CRISTVO 11J4 ALIM 01J4 Sada nova primeira OG
Residual Ground Inst./Def.-Time Overcurrent Elements (See Figures 3.10 and 3.11)
(Number of residual ground element pickup settings dependent on preceding enable setting E50G = 1 - 6)
Pickup (OFF, 0.25 - 100.00 A {5 A nom.}, 0.05 - 20.00 A {1 A nom.}) 50G1P = 18 (2160)
Pickup (OFF, 0.25 - 100.00 A {5 A nom.}, 0.05 - 20.00 A {1 A nom.}) 50G2P = 34 (4080)
Pickup (OFF, 0.25 - 100.00 A {5 A nom.}, 0.05 - 20.00 A {1 A nom.}) 50G3P =
Prof Jlio Xavier 21

Residual Ground Definite-Time Overcurrent Elements (See Figure 3.10)
(Number of residual ground element time delay settings dependent on preceding enable setting E50G = 1 - 6; all four time delay settings are enabled if
E50G 4)
Time delay (0.00 - 16000.00 cycles in 0.25-cycle steps) 67G1D = 3
Time delay (0.00 - 16000.00 cycles in 0.25-cycle steps) 67G2D = 0
Time delay (0.00 - 16000.00 cycles in 0.25-cycle steps) 67G3D =
Time delay (0.00 - 16000.00 cycles in 0.25-cycle steps) 67G4D =
Phase Time-Overcurrent Element (See Figure 3.14)
(Make the following settings if preceding enable setting E51P = 1 or 2)
Pickup (OFF, 0.50 - 16.00 A {5 A nom.}, 0.10 - 3.20 A {1 A nom.}) 51PP = 5
Curve (U1 - U5, C1 - C5; see Figures 9.1 through 9.10) 51PC = C3
Time-Dial (0.50 - 15.00 for curves U1-U5, 0.05 - 1.00 for curves C1-C5) 51PTD = 0.1
Electromechanical Reset (Y, N) 51PRS = N
Residual Ground Time-Overcurrent Element (See Figure 3.19)
(Make the following settings if preceding enable setting E51G = Y)
Pickup (OFF, 0.50 - 16.00 A {5 A nom.}, 0.10 - 3.20 A {1 A nom.}) 51GP = 0.5
Curve (U1 - U5, C1 - C5; see Figures 9.1 through 9.10) 51GC = C3
Time-Dial (0.50 - 15.00 for curves U1-U5, 0.05 - 1.00 for curves C1-C5) 51GTD = 0.6
Electromechanical Reset (Y, N) 51GRS = N
Prof Jlio Xavier 22

Reclosing Relay (See Tables 6.2 and 6.3)
(Make the following settings if preceding enable setting E79 = 1 - 4)

Open interval 1 time (0.00 - 999999.00 cycles in 0.25-cycle steps) 79OI1 = 300 cycles
Open interval 2 time (0.00 - 999999.00 cycles in 0.25-cycle steps) 79OI2 = 900 cycles
Open interval 3 time (0.00 - 999999.00 cycles in 0.25-cycle steps) 79OI3 = 0.00
Open interval 4 time (0.00 - 999999.00 cycles in 0.25-cycle steps) 79OI4 = 0.00
Reset time from reclose cycle (0.00 - 999999.00 cycles in 0.25-cycle steps) 79RSD = 1800 cycles
Reset time from lockout (0.00 - 999999.00 cycles in 0.25-cycle steps) 79RSLD = 300 cycles
Reclose supervision time limit (OFF, 0.00 - 999999.00 cycles in 0.25-cycle steps) (set 79CLSD = 0.00 for most 79CLSD = 0.00
applications; see Figure 6.2)
Other Settings
(Make the following settings they have no controlling enable setting)
Minimum trip duration time (4.00 - 16000.00 cycles in 0.25-cycle steps) TDURD = 9 cycles
(see Figure 5.1)
Close failure time delay (OFF, 0.00-16000.00 cycles in 0.25-cycle steps) CFD = 60 cycles
(see Figure 6.1)
Three-pole open time delay (0.00 - 60.00 cycles in 0.25-cycle steps) 3POD = 1,5 cycle
(usually set for no more than a cycle; see Figure 5.3)
Load detection phase pickup (OFF, 0.25 - 100.00A{5 A nom.}, 50LP = 0,25A
0.05 - 20.00 A {1 A nom.}) (see Figure 5.3)
Prof Jlio Xavier 23

Trip Logic Equations (See Figure 5.1)
Trip Logic Equations (See Figure 5.1) TR = 51PT+51GT+67P1T + 67G1T + 67P2T+ 67G2T
Other trip conditionsTR = 51PT+51GT+67P1T + 67G1T + 67P2T+ 67G2T TRSOTF = 0
Reclosing Relay Equations (See Reclosing Relay in Section 6) DTT = 0
Reclose initiate79RI = TRIP ULTR = !(51P + 51G)
Reclosing Relay Equations (See Reclosing Relay in Section 6)
Reclose initiate 79RI = TRIP
Reclose initiate supervision 79RIS = 52A + 79CY
Drive-to-lockout 79DTL =
Drive-to-last shot 79DLS =79LO
Prof Jlio Xavier 24

Other Equations
Event report trigger conditions (see Section 12) ER = /51P + /51G
Fault indication [used in INST, A, B, and C target logic (see Table 5.1); used also to FAULT = 51P + 51G
suspend demand metering updating and peak recording and block max./min. metering
(see Demand Metering and Maximum/Minimum Metering in Section 8)]
Block synchronism check elements (see Figure 3.24) BSYNCH = 52A
Close bus monitor (see Figure 5.3) CLMON = 0
Breaker monitor initiation (see Figure 8.3) BKMON = TRIP
Enable for zero-sequence voltage-polarized and channel IN current-polarized directional E32IV = 0

elements (see Figure 4.6)
Power System Configuration and Date Format (See Settings Explanations in Section 9)
Nominal frequency (50 Hz, 60 Hz) NFREQ = 60 Hz

Phase rotation (ABC, ACB) PHROT = verificar
Date format (MDY, YMD) DATE_F = MDY
Event Report Parameters (See Section 12)
Length of event report (15, 30 cycles) LER = 30
Length of prefault in event report (1 to LER-1 cycles in 1-cycle steps) PRE = 4
Prof Jlio Xavier 25

REGISTRO DE EVENTOS:
TRIP DATE: 09/09/99

TRIP TIME: 13:38:25.027
TRIP TYPE: 50P
OPERATING TIME: 0.0028
DISTANCE: 113.4 KM
PREFAULT : IA, IB, IC e IN
FAULT: IA, IB, IC, IN, VA, VB, VC
Prof Jlio Xavier 26

Prof Jlio Xavier 27

OSCILOGRAFIA (exemplo):
REGISTRO: 12 A 60 CICLOS
PREFAULT : 4 CICLOS
FAULT: DISTURBANCE PERIOD
TRIGGER:
TRIP
SIGNAL INTERNAL
EXTERNAL CONTACT
TAXA DE AMOSTRAGEM: 64 PONTOS/CICLO
Prof Jlio Xavier 28

Prof Jlio Xavier 29

Prof Jlio Xavier 30

Proteção e religadores microprocessados

Transféré par

Informations du document

Titre original

Copyright

Formats disponibles

Partager ce document

Partager ou intégrer le document

Options de partage

Avez-vous trouvé ce document utile ?

Ce contenu est-il inapproprié ?

Droits d'auteur :

Formats disponibles

Proteção e religadores microprocessados

Transféré par

Droits d'auteur :

Formats disponibles

PROTEO E COORDENAO DE REDES AREAS DE DISTRIBUIO

Religadores e Rels Microprocessados

Incio: final dcada 60 com protees de linhas de

Evoluo dos microcomputadores: capacidade e custos;

Surgimento dos microprocessadores;

Rels e controles microprocessados em srie

Prof Jlio Xavier 1

Prof Jlio Xavier 2

Impactos na Engenharia de Proteo

Impactos na Engenharia de Proteo

Prof Jlio Xavier 4

Prof Jlio Xavier 5

Prof Jlio Xavier 6

SEF - Sensitive Earth Fault:

CLPU - Cold Load Pickup:

Prof Jlio Xavier 9

HCLO - High current lockout :

Prof Jlio Xavier 10

Condies de Operao do Religador:

AUTO - normal, operando no ciclo completo

COLD LOAD PICKUP

Prof Jlio Xavier 11

Prof Jlio Xavier 12

Controle: comandos de abertura e fechamento e

Superviso: medies, registros de eventos e

Prof Jlio Xavier 13

Prof Jlio Xavier 14

Proteo fase aberta: I2/I1 com tempo definido

SEF - Sensitive earth fault: 3Io ( tempo definido)

Prof Jlio Xavier 15

Prof Jlio Xavier 16

Prof Jlio Xavier 17

Prof Jlio Xavier 18

Pickup (OFF, 0.25 - 100.00 A {5 A nom.}, 0.05 - 20.00 A {1 A nom.}) 50G3P =

Pickup (OFF, 0.25 - 100.00 A {5 A nom.}, 0.05 - 20.00 A {1 A nom.}) 50G4P =

Pickup (OFF, 0.25 - 100.00 A {5 A nom.}, 0.05 - 20.00 A {1 A nom.}) 50G5P =

Pickup (OFF, 0.25 - 100.00 A {5 A nom.}, 0.05 - 20.00 A {1 A nom.}) 50G6P =

Prof Jlio Xavier 21

Phase Time-Overcurrent Element (See Figure 3.14)

(Make the following settings if preceding enable setting E51P = 1 or 2)

Pickup (OFF, 0.50 - 16.00 A {5 A nom.}, 0.10 - 3.20 A {1 A nom.}) 51PP = 5

Electromechanical Reset (Y, N) 51PRS = N

Residual Ground Time-Overcurrent Element (See Figure 3.19)

(Make the following settings if preceding enable setting E51G = Y)

Electromechanical Reset (Y, N) 51GRS = N

Prof Jlio Xavier 22

(Make the following settings if preceding enable setting E79 = 1 - 4)

(Make the following settings they have no controlling enable setting)

Prof Jlio Xavier 23

Other trip conditionsTR = 51PT+51GT+67P1T + 67G1T + 67P2T+ 67G2T TRSOTF = 0

Reclosing Relay Equations (See Reclosing Relay in Section 6) DTT = 0

Reclose initiate79RI = TRIP ULTR = !(51P + 51G)

Reclosing Relay Equations (See Reclosing Relay in Section 6)

Reclose initiate 79RI = TRIP

Reclose initiate supervision 79RIS = 52A + 79CY

Drive-to-last shot 79DLS =79LO

Prof Jlio Xavier 24

Event report trigger conditions (see Section 12) ER = /51P + /51G

Block synchronism check elements (see Figure 3.24) BSYNCH = 52A

Close bus monitor (see Figure 5.3) CLMON = 0

Breaker monitor initiation (see Figure 8.3) BKMON = TRIP

Enable for zero-sequence voltage-polarized and channel IN current-polarized directional E32IV = 0

Nominal frequency (50 Hz, 60 Hz) NFREQ = 60 Hz