Académique Documents
Professionnel Documents
Culture Documents
VHDL TD1
1 Syntaxe VHDL
(V. Pedroni, Circuit Design with VHDL , MIT Press)
The legal and illegal assignments presented next are based on the following type
definitions and signal declarations:
2 Attributes
(P. Ashenden, Systems on Silicon, Morgan Kaufmann Publishers)
ResistanceLEFT = 0 ohm
ResistanceRIGHT = 1E9 ohm
ResistanceLOW = 0 ohm
ResistanceHIGH = 1E9 ohm
ResistanceASCENDING = true
ResistanceIMAGE(2 kohm) = "2000 ohm"
ResistanceVALUE("5 Mohm") = 5_000_000 ohm
Set_index_rangeLEFT = 21
Set_index_rangeRIGHT = 11
Set_index_rangeLOW = 11
Set_index_rangeHIGH = 21
Set_index_rangeASCENDING = false
Set_index_rangeIMAGE(14) = "14"
Set_index_rangeVALUE("20") = 20
Logic_LevelLEFT = unknown
Logic_LevelRIGHT = high
Logic_LevelLOW = unknown
Logic_LevelHIGH = high
Logic_LevelASCENDING = true
Logic_LevelIMAGE(undriven) = "undriven"
Logic_LevelVALUE("low") = low
2.2 Attributes of arrays.
TYPE A IS ARRAY (1 TO 4, 31 DOWNTO 0) OF BOOLEAN;
ALEFT(1) = 1
ALOW(1) = 1
ARIGHT(2) = 0
AHIGH(2) = 31
ALENGTH(1) = 4
ALENGTH(2) = 32
ARANGE(1) = 1 TO 4
AREVERSE_RANGE(2) = 0 TO 31
AASCENDING(1) = true
AASCENDING(2) = false