Académique Documents
Professionnel Documents
Culture Documents
SLOS190G FEBRUARY 1997 REVISED MAY 2004
D Output Swing Includes Both Supply Rails D Low Input Offset Voltage
D Low Noise . . . 9 nV/Hz Typ at f = 1 kHz 950 V Max at TA = 25C
D Low Input Bias Current . . . 1 pA Typ D Macromodel Included
D Fully Specified for Both Single-Supply and D Performance Upgrades for the TS272,
Split-Supply Operation TS274, TLC272, and TLC274
D Common-Mode Input Voltage Range D Available in Q-Temp Automotive
Includes Negative Rail HighRel Automotive Applications
Configuration Control / Print Support
D High-Gain Bandwidth . . . 2.2 MHz Typ
Qualification to Automotive Standards
D High Slew Rate . . . 3.6 V/s Typ
4 6 8 10 12 14 16
in hand-held monitoring and remote-sensing
|VDD | Supply Voltage V
applications. In addition, the rail-to-rail output
feature, with single- or split-supplies, makes this
family a great choice when interfacing with analog-to-digital converters (ADCs). For precision applications, the
TLC227xA family is available with a maximum input offset voltage of 950 V. This family is fully characterized
at 5 V and 5 V.
The TLC2272/4 also makes great upgrades to the TLC272/4 or TS272/4 in standard designs. They offer
increased output dynamic range, lower noise voltage, and lower input offset voltage. This enhanced feature set
allows them to be used in a wider range of applications. For applications that require higher output drive and
wider input voltage range, see the TLV2432 and TLV2442 devices.
If the design requires single amplifiers, see the TLV2211/21/31 family. These devices are single rail-to-rail
operational amplifiers in the SOT-23 package. Their small size and low power consumption, make them ideal
for high density, battery-powered equipment.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1OUT
4OUT
1IN
4IN
NC
1OUT 1 8 VDD + 1OUT 1 14 4OUT
1IN 2 7 2OUT 1IN 2 13 4IN
1IN + 3 6 2IN 1IN + 3 12 4IN + 3 2 1 20 19
1IN + 4 18 4IN +
VDD /GND 4 5 2IN + VDD + 4 11 VDD NC 5 17 NC
2IN + 5 10 3IN + VDD + 6 16 VDD
2IN 6 9 3IN NC 7 15 NC
TLC2272
FK PACKAGE 2OUT 7 8 3OUT 2IN + 8 14 3IN +
(TOP VIEW) 9 10 11 12 13
1OUT
VDD+
2IN
3IN
2OUT
NC
3OUT
NC
NC
NC
TLC2272
U PACKAGE
3 2 1 20 19 (TOP VIEW)
NC 4 18 NC
1 IN 5 17 2 OUT
NC 1 10 NC
NC 6 16 NC
1 OUT 2 9 VDD+
1 IN+ 7 15 2 IN
1 IN 3 8 2 OUT
NC 8 14 NC
9 10 11 12 13 1 IN+ 4 7 2 IN
VDD/GND 5 6 2 IN+
2 IN+
NC
VDD/GND
NC
NC
NC No internal connection
IN +
OUT
C1
IN R5
Q1 Q4
D1
Q2 Q5 Q7 Q8 Q10 Q11
R3 R4 R1 R2
VDD
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VDD + (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 V
Supply voltage, VDD (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 V
Differential input voltage, VID (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 V
Input voltage range, VI (any input, see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDD 0.3 V to VDD+
Input current, II (any input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 mA
Output current, IO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Total current into VDD + . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Total current out of VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Duration of short-circuit current at (or below) 25C (see Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . unlimited
Package thermal impedance, JA (see Notes 4 and 5): D package (8 pin) . . . . . . . . . . . . . . . . . . . . 97.1C/W
D package (14 pin) . . . . . . . . . . . . . . . . . . . 86.2C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . 79.7C/W
P package . . . . . . . . . . . . . . . . . . . . . . . . . . 84.6C/W
PW package (8 pin) . . . . . . . . . . . . . . . . . . . 149C/W
PW package (14 pin) . . . . . . . . . . . . . . . . . . 113C/W
Package thermal impedance, JC (see Notes 4 and 5): FK package . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.6C/W
J package . . . . . . . . . . . . . . . . . . . . . . . . . . 15.1C/W
U package . . . . . . . . . . . . . . . . . . . . . . . . . . 14.7C/W
Operating free-air temperature range, TA: C suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0C to 70C
I, Q suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40C to 125C
M suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55C to 125C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65C to 150C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, P or PW package . . . . . . . . . . 260C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or U package . . . . . . . . . . . . . . . . . 300C
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VDD+ and VDD .
2. Differential voltages are at IN+ with respect to IN . Excessive current will flow if input is brought below VDD 0.3 V.
3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum
dissipation rating is not exceeded.
4. Maximum power dissipation is a function of TJ(max), JA, and TA. The maximum allowable power dissipation at any allowable
ambient temperature is PD = (TJ(max) TA)/JA. Operating at the absolute maximum TJ of 150C can affect reliability.
5. The package thermal impedance is calculated in accordance with JESD 51-7 (plastic) or MIL-STD-883 Method 1012 (ceramic).
Phase margin at
m 25C 50 50
unity gain RL = 10 k, CL = 100 pF
Gain margin 25C 10 10 dB
Full range is 0C to 70C.
Referenced to 0 V
Phase margin at
m 25C 52 52
unity gain RL = 10 k, CL = 100 pF
Gain margin 25C 10 10 dB
Full range is 0C to 70C.
Phase margin at
m 25C 50 50
unity gain RL = 10 k, CL = 100 pF
Gain margin 25C 10 10 dB
Full range is 0C to 70C.
Referenced to 0 V
Phase margin at
m 25C 52 52
unity gain RL = 10 k, CL = 100 pF
Gain margin 25C 10 10 dB
Full range is 0C to 70C.
Phase margin at
m 25C 50 50
unity gain RL = 10 k, CL = 100 pF
Gain margin 25C 10 10 dB
Full range is 40C to 125C.
Referenced to 0 V
Large-signal 25C 25 50 25 50
RL = 10 k
AVD differential voltage VO = 4 V Full range 25 25 V/mV
amplification RL = 1 m 25C 300 300
Differential input
rid 25C 1012 1012
resistance
Common-mode
ri 25C 1012 1012
input resistance
Common-mode
ci f = 10 kHz, P package 25C 8 8 pF
input capacitance
Closed-loop output
zo f = 1 MHz, AV = 10 25C 130 130
impedance
Common-mode VIC = 5 V to 2.7 V, 25C 75 80 75 80
CMRR dB
rejection ratio VO = 0 V, RS = 50 Full range 75 75
Supply-voltage 25C 80 95 80 95
rejection ratio VDD = 4.4 V to 16 V,
kSVR dB
VIC = VDD /2, No load Full range 80 80
(VDD /VIO)
25C 2.4 3 2.4 3
IDD Supply current VO = 0 V, No load mA
Full range 3 3
Full range is 40C to 125C.
NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at TA = 150C extrapolated
to TA = 25C using the Arrhenius equation and assuming an activation energy of 0.96 eV.
Phase margin at
m 25C 52 52
unity gain RL = 10 k, CL = 100 pF
Gain margin 25C 10 10 dB
Full range is 40C to 125C.
Phase margin at
m 25C 50 50
unity gain RL = 10 k, CL = 100 pF
Gain margin 25C 10 10 dB
Full range is 40C to 125C.
Referenced to 0 V
Phase margin at
m 25C 52 52
unity gain RL = 10 k, CL = 100 pF
Gain margin 25C 10 10 dB
Full range is 40C to 125C.
Large-signal 25C 10 35 10 35
VIC = 2.5 V, RL = 10 k
AVD differential voltage Full range 10 10 V/mV
VO = 1 V to 4 V
amplification RL = 1 m 25C 175 175
Differential input
rid 25C 1012 1012
resistance
Common-mode input
ri 25C 1012 1012
resistance
Common-mode input
ci f = 10 kHz, P package 25C 8 8 pF
capacitance
Closed-loop output
zo f = 1 MHz, AV = 10 25C 140 140
impedance
Common-mode rejection VIC = 0 V to 2.7 V, 25C 70 75 70 75
CMRR dB
ratio VO = 2.5 V, RS = 50 Full range 70 70
Supply-voltage rejection VDD = 4.4 V to 16 V, 25C 80 95 80 95
kSVR dB
ratio (VDD /VIO) VIC = VDD /2, No load Full range 80 80
25C 2.2 3 2.2 3
IDD Supply current VO = 2.5 V, No load mA
Full range 3 3
Full range is 40C to 125C for Q level part, 55C to 125C for M level part.
Referenced to 2.5 V
NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at TA = 150C extrapolated
to TA = 25C using the Arrhenius equation and assuming an activation energy of 0.96 eV.
Phase margin at
m 25C 50 50
unity gain RL = 10 k, CL = 100 pF
Gain margin 25C 10 10 dB
Full range is 40C to 125C for Q level part, 55C to 125C for M level part.
Referenced to 2.5 V
Phase margin at
m 25C 52 52
unity gain RL = 10 k, CL = 100 pF
Gain margin 25C 10 10 dB
Full range is 40C to 125C for Q level part, 55C to 125C for M level part.
Phase margin at
m 25C 50 50
unity gain RL = 10 k, CL = 100 pF
Gain margin 25C 10 10 dB
Full range is 40C to 125C for Q level part, 55C to 125C for M level part.
Referenced to 2.5 V
Phase margin at
m 25C 52 52
unit gain RL = 10 k, CL = 100 pF
Gain margin 25C 10 10 dB
Full range is 40C to 125C for Q level part, 55C to 125C for M level part.
TYPICAL CHARACTERISTICS
Table of Graphs
FIGURE
Distribution 14
VIO Input offset voltage
vs Common-mode voltage 5, 6
VIO Input offset voltage temperature coefficient Distribution 7 10
IIB /IIO Input bias and input offset current vs Free-air temperature 11
vs Supply voltage 12
VI Input voltage
vs Free-air temperature 13
VOH High-level output voltage vs High-level output current 14
VOL Low-level output voltage vs Low-level output current 15, 16
VOM + Maximum positive peak output voltage vs Output current 17
VOM Maximum negative peak output voltage vs Output current 18
VO(PP) Maximum peak-to-peak output voltage vs Frequency 19
vs Supply voltage 20
IOS Short-circuit output current
vs Free-air temperature 21
VO Output voltage vs Differential input voltage 22, 23
Large-signal differential voltage amplification vs Load resistance 24
Large-signal differential voltage amplification
AVD vs Frequency 25, 26
and phase margin
Large-signal differential voltage amplification vs Free-air temperature 27, 28
zo Output impedance vs Frequency 29, 30
vs Frequency 31
CMRR Common-mode rejection ratio
vs Free-air temperature 32
vs Frequency 33, 34
kSVR Supply-voltage rejection ratio
vs Free-air temperature 35
vs Supply voltage 36, 37
IDD Supply current
vs Free-air temperature 38, 39
vs Load capacitance 40
SR Slew rate
vs Free-air temperature 41
Inverting large-signal pulse response 42, 43
Voltage-follower large-signal pulse response 44, 45
VO
Inverting small-signal pulse response 46, 47
Voltage-follower small-signal pulse response 48, 49
Vn Equivalent input noise voltage vs Frequency 50, 51
Noise voltage over a 10-second period 52
Integrated noise voltage vs Frequency 53
THD + N Total harmonic distortion plus noise vs Frequency 54
vs Supply voltage 55
Gain-bandwidth product
vs Free-air temperature 56
m Phase margin vs Load capacitance 57
Gain margin vs Load capacitance 58
NOTE: For all graphs where VDD = 5 V, all loads are referenced to 2.5 V.
TYPICAL CHARACTERISTICS
Percentage of Amplifiers %
Percentage of Amplifiers %
15 15
10 10
5
5
0
0
1.6 1.2 0.8 0.4 0 0.4 0.8 1.2 1.6 1.6 1.2 0.8 0.4 0 0.4 0.8 1.2 1.6
Figure 1 Figure 2
Percentage of Amplifiers %
15 15
10 10
5 5
0 0
1.6 1.2 0.8 0.4 0 0.4 0.8 1.2 1.6 1.6 1.2 0.8 0.4 0 0.4 0.8 1.2 1.6
VIO Input Offset Voltage mV VIO Input Offset Voltage mV
Figure 3 Figure 4
TYPICAL CHARACTERISTICS
0 0
0.5 0.5
VIO
VIO
1 1
1 0 1 2 3 4 5 6 5 4 3 2 1 0 1 2 3 4 5
VIC Common-Mode Voltage V VIC Common-Mode Voltage V
Figure 5 Figure 6
DISTRIBUTION OF TLC2272
DISTRIBUTION OF TLC2272
vs
vs
INPUT OFFSET VOLTAGE TEMPERATURE
INPUT OFFSET VOLTAGE TEMPERATURE
COEFFICIENT
COEFFICIENT
25 25
128 Amplifiers From
128 Amplifiers From
2 Wafer Lots
2 Wafer Lots
VDD = 5 V
VDD = 2.5 V 20
20 P Package
Percentage of Amplifiers %
P Package
Percentage of Amplifiers %
25C to 125C
25C to 125C
15 15
10 10
5 5
0 0
1 0 1 2 3 4 5 5 4 3 2 1 0 1 2 3 4 5
5 4 3 2
VIO Temperature Coefficient V/C VIO Temperature Coefficient V/C
Figure 7 Figure 8
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
Percentage of Amplifiers %
Percentage of Amplifiers %
15 15
10 10
5 5
0 0
5 4 3 2 1 0 1 2 3 4 5 5 4 3 2 1 0 1 2 3 4 5
VIO Temperature Coefficient V/C VIO Temperature Coefficient V/C
Figure 9 Figure 10
35 12
VDD = 2.5 V TA = 25C
VIC = 0 V 10 RS = 50
30 VO = 0 V
8
RS = 50
25 6
V I Input Voltage V
4
20
2
IIB
0 |VIO| 5 mV
15
IIO 2
10 4
6
IIB and IIO
5
8
IIB
0 10
25 45 65 85 105 125 2 3 4 5 6 7 8
TA Free-Air Temperature C |VDD | Supply Voltage V
Figure 11 Figure 12
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
3
V I Input Voltage V
|VIO| 5 mV TA = 125C
2 3
TA = 25C
1
2
TA = 55C
V0H
0
V 1
1 0
75 50 25 0 25 50 75 100 125 0 1 2 3 4
TA Free-Air Temperature C IOH High-Level Output Current mA
Figure 13 Figure 14
VIC = 0 V
1
0.8 TA = 125C
VIC = 1.25 V
0.8
TA = 25C
0.6
0.6
TA = 55C
0.4
VIC = 2.5 V
0.4
VOL
VOL
0.2
0.2
0 0
0 1 2 3 4 5 0 1 2 3 4 5 6
IOL Low-Level Output Current mA IOL Low-Level Output Current mA
Figure 15 Figure 16
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
MAXIMUM POSITIVE PEAK OUTPUT VOLTAGE MAXIMUM NEGATIVE PEAK OUTPUT VOLTAGE
vs vs
OUTPUT CURRENT OUTPUT CURRENT
5
V OM + Maximum Positive Peak Output Voltage V
TA = 55C 4.2
TA = 25C
TA = 25C
3 4.4
TA = 55C
TA = 125C
4.6
2
4.8
1 5
0 1 2 3 4 5 0 1 2 3 4 5 6
|IO| Output Current mA IO Output Current mA
Figure 17 Figure 18
RL = 10 k
9 VID = 100 mV
TA = 25C
OS Short-Circuit Output Current mA
12
8
7
8
6
VDD = 5 V
5 4
4
VDD = 5 V
0
3
VID = 100 mV
2
4
IIOS
1 VO = 0 V
V(OPP)
TA = 25C
0 8
10 k 100 k 1M 10 M 2 3 4 5 6 7 8
f Frequency Hz |VDD | Supply Voltage V
Figure 19 Figure 20
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
VO Output Voltage V
7
3
3
2
1
VID = 100 mV 1
IIOS
5
0
75 50 25 0 25 50 75 100 125 800 400 0 400 800 1200
TA Free-Air Temperature C VID Differential Input Voltage V
Figure 21 Figure 22
LARGE-SIGNAL DIFFERENTIAL
OUTPUT VOLTAGE VOLTAGE AMPLIFICATION
vs vs
DIFFERENTIAL INPUT VOLTAGE LOAD RESISTANCE
5 1000
VDD = 5 V
TA = 25C VO = 1 V
RL = 10 k TA = 25C
AVD Large-Signal Differential
3 VIC = 0 V
Voltage Amplification dB
100
VO Output Voltage V
VDD = 5 V
1
10
VDD = 5 V
1
AVD
3
5 0.1
1000 750 500 250 0 250 500 750 1000 0.1 1 10 100
VID Differential Input Voltage V RL Load Resistance k
Figure 23 Figure 24
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
LARGE-SIGNAL DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE MARGIN
vs
FREQUENCY
80 180
VDD = 5 V
RL = 10 k
60 CL = 100 pF 135
TA = 25C
AVD Large-Signal Differential
Voltage Amplification dB
m Phase Margin
40 90
20 45
om
0 0
AVD
20 45
40 90
1k 10 k 100 k 1M 10 M
f Frequency Hz
Figure 25
m Phase Margin
40 90
20 45
om
0 0
AVD
20 45
40 90
1k 10 k 100 k 1M 10 M
f Frequency Hz
Figure 26
TYPICAL CHARACTERISTICS
RL = 1 M
RL = 1 M
100 100
RL = 10 k
AVD
AVD
RL = 10 k
10 10
75 50 25 0 25 50 75 100 125 75 50 25 0 25 50 75 100 125
TA Free-Air Temperature C TA Free-Air Temperature C
Figure 27 Figure 28
100
O
zo Output Impedance
100
AV = 100
AV = 100
10 10
AV = 10
AV = 10
zo
zo
1 1
AV = 1
AV = 1
0.1 0.1
100 1k 10 k 100 k 1M 100 1k 10 k 100 k 1M
f Frequency Hz f Frequency Hz
Figure 29 Figure 30
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
60 82
VDD = 5 V
VIC = 5 V to 2.7 V
40 78
VDD = 5 V
20 74
VIC = 0 V to 2.7 V
0 70
10 100 1k 10 k 100 k 1M 10 M 75 50 25 0 25 50 75 100 125
f Frequency Hz TA Free-Air Temperature C
Figure 31 Figure 32
TA = 25C TA = 25C
80 80
60 60
kSVR+ kSVR+
40 40
kSVR kSVR
20 20
0 0
kSVR
kSVR
k
20 20
10 100 1k 10 k 100 k 1M 10 M 10 100 1k 10 k 100 k 1M 10 M
f Frequency Hz f Frequency Hz
Figure 33 Figure 34
TYPICAL CHARACTERISTICS
TLC2272
SUPPLY VOLTAGE REJECTION RATIO SUPPLY CURRENT
vs vs
FREE-AIR TEMPERATURE SUPPLY VOLTAGE
110 3
VDD = 2.2 V to 8 V VO = 0 V
SVR Supply Voltage Rejection Ratio dB
VO = 0 V No Load
105 2.4
DD Supply Current mA
100 1.8 TA = 25C
TA = 55C
95 1.2
TA = 125C
IIDD
90 0.6
kSVR
k
85 0
75 50 25 0 25 50 75 100 125 0 1 2 3 4 5 6 7 8
TA Free-Air Temperature C |VDD | Supply Voltage V
Figure 35 Figure 36
TLC2274 TLC2272
SUPPLY CURRENT SUPPLY CURRENT
vs vs
SUPPLY VOLTAGE FREE-AIR TEMPERATURE
6 3
VO = 0 V VDD = 5 V
No Load VO = 0 V
4.8 2.4
DD Supply Current mA
DD Supply Current mA
VDD = 5 V
3.6 1.8 VO = 2.5 V
TA = 25C
TA = 55C
2.4 1.2
TA = 125C
IIDD
IIDD
1.2 0.6
0 0
0 1 2 3 4 5 6 7 8 75 50 25 0 25 50 75 100 125
|VDD | Supply Voltage V TA Free-Air Temperature C
Figure 37 Figure 38
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
SR Slew Rate V/ s
VDD = 5 V SR
VO = 2.5 V 3
3.6
2
2.4 SR +
IIDD
1
1.2
0
0 10 100 1k 10 k
75 50 25 0 25 50 75 100 125
CL Load Capacitance pF
TA Free-Air Temperature C
Figure 39 Figure 40
SLEW RATE
vs
FREE-AIR TEMPERATURE INVERTING LARGE-SIGNAL PULSE RESPONSE
5 5
VDD = 5 V
RL = 10 k
SR CL = 100 pF
4 4 TA = 25C
VO Output Voltage mV
AV = 1
SR Slew Rate V/ s
SR +
3 3
2 2
VO
1 VDD = 5 V
1
RL = 10 k
CL = 100 pF
AV = 1
0 0
75 50 25 0 25 50 75 100 125 0 1 2 3 4 5 6 7 8 9
TA Free-Air Temperature C t Time s
Figure 41 Figure 42
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
TYPICAL CHARACTERISTICS
VOLTAGE-FOLLOWER
INVERTING LARGE-SIGNAL PULSE RESPONSE LARGE-SIGNAL PULSE RESPONSE
5 5
VDD = 5 V VDD = 5 V
4 RL = 10 k RL = 10 k
CL = 100 pF CL = 100 pF
3 TA = 25C 4 AV = 1
AV = 1
O Output Voltage V
TA = 25C
VO Output Voltage V
2
1 3
1 2
VO
VO
V
3 1
5 0
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9
t Time s t Time s
Figure 43 Figure 44
VOLTAGE-FOLLOWER
LARGE-SIGNAL PULSE RESPONSE INVERTING SMALL-SIGNAL PULSE RESPONSE
5 2.65
VDD = 5 V VDD = 5 V
4 RL = 10 k RL = 10 k
CL = 100 pF CL = 100 pF
3 TA = 25C 2.6 TA = 25C
AV = 1
VO Output Voltage V
AV = 1
VO Output Voltage V
1 2.55
1 2.5
VO
VO
3 2.45
4
5 2.4
0 1 2 3 4 5 6 7 8 9 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5
t Time s t Time s
Figure 45 Figure 46
TYPICAL CHARACTERISTICS
VOLTAGE-FOLLOWER
INVERTING SMALL-SIGNAL PULSE RESPONSE SMALL-SIGNAL PULSE RESPONSE
100 2.65
VDD = 5 V VDD = 5 V
RL = 10 k RL = 10 k
CL = 100 pF CL = 100 pF
TA = 25C 2.6 TA = 25C
AV = 1
VO Output Voltage mV
50 AV = 1
VO Output Voltage V
2.55
2.5
VO
VO
50
2.45
100 2.4
0 0.5 1 1.5 2 2.5 3 3.5 4 0 0.5 1 1.5
t Time s t Time s
Figure 47 Figure 48
VDD = 5 V
RL = 10 k TA = 25C
CL = 100 pF
Vn Equivalent Input Noise Voltage nV/
50 RS = 20
TA = 25C
AV = 1
VO Output Voltage mV
50
40
0 30
20
VO
50
10
Vn
100 0
0 0.5 1 1.5 10 100 1k 10 k
t Time s f Frequency Hz
Figure 49 Figure 50
TYPICAL CHARACTERISTICS
VDD = 5 V VDD = 5 V
TA = 25C f = 0.1 Hz to 10 Hz
750
Vn Equivalent Input Noise Voltage nV/
50 RS = 20 TA = 25C
500
Noise Voltage nV
40
250
30 0
250
20
500
10
750
Vn
0 1000
10 100 1k 10 k 0 2 4 6 8 10
f Frequency Hz t Time s
Figure 51 Figure 52
100 1
Calculated Using VDD = 5 V
Ideal Pass-Band Filter TA = 25C
Lower Frequency = 1 Hz RL = 10 k
V RMS
Integrated Noise Voltage uVRMS
TA= 25C
0.1
10
AV = 100
0.01
AV = 10
1
0.001 AV = 1
0.1 0.0001
1 10 100 1k 10 k 100 k 100 1k 10 k 100 k
f Frequency Hz f Frequency Hz
Figure 53 Figure 54
TYPICAL CHARACTERISTICS
TA = 25C
2.6
2.4
2.3
2.2
2.2 2
1.8
2.1
1.6
2 1.4
0 1 2 3 4 5 6 7 8 75 50 25 0 25 50 75 100 125
|VDD | Supply Voltage V TA Free-Air Temperature C
Figure 55 Figure 56
Rnull = 50
m Phase Margin
Gain Margin dB
45 9
Rnull = 20
30 6
om
10 k
15 VDD + 3
10 k Rnull
VI
Rnull = 0
CL Rnull = 10
VDD
0 0
10 100 1000 10000 10 100 1000 10000
CL Load Capacitance pF CL Load Capacitance pF
Figure 57 Figure 58
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
APPLICATION INFORMATION
macromodel information
Macromodel information provided was derived using Microsim Parts, the model generation software used
with Microsim PSpice. The Boyle macromodel (see Note 5) and subcircuit in Figure 59 were generated using
the TLC227x typical electrical and operating characteristics at TA = 25C. Using this information, output
simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):
NOTE 5: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, Macromodeling of Integrated Circuit Operational Amplifiers, IEEE Journal
of Solid-State Circuits, SC-9, 353 (1974).
99
DIN
3 EGND +
VCC +
9 92
FB
+ 90 91
RSS ISS
RO2 + DIP +
VB
RP HLIM VIP VIN
+
2 10 +
IN VC R2
J1 J2 C2
DP 6 7
IN + 53 +
1 11 VLIM
12 DC GCM GA
C1 8
RD1 RD2
60 RO1
+ DE
VAD 5
54
VCC
4 +
VE OUT
.SUBCKT TLC227x 1 2 3 4 5 RD1 60 112.653E3
C1 11 1214E12 RD2 60 122.653E3
C2 6 760.00E12 R01 8 550
DC 5 53DX R02 7 9950
DE 54 5DX RP 3 44.310E3
DLP 90 91DX RSS 10 99925.9E3
DLN 92 90DX VAD 60 4.5
DP 4 3DX VB 9 0DC 0
EGND 99 0POLY (2) (3,0) (4,) 0 .5 .5 VC 3 53 DC .78
FB 99 0POLY (5) VB VC VE VLP VLN 0 VE 54 4DC .78
+ 984.9E3 1E6 1E6 1E6 1E6 VLIM 7 8DC 0
GA 6 011 12 377.0E6 VLP 91 0DC 1.9
GCM 0 6 10 99 134E9 VLN 0 92DC 9.4
ISS 3 10DC 216.OE6 .MODEL DX D (IS=800.0E18)
HLIM 90 0VLIM 1K .MODEL JX PJF (IS=1.500E12BETA=1.316E-3
J1 11 210 JX + VTO=.270)
J2 12 110 JX .ENDS
R2 6 9100.OE3
www.ti.com 6-Jan-2013
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Qty Eco Plan Lead/Ball Finish MSL Peak Temp Samples
(1) Drawing (2) (3) (Requires Login)
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com 6-Jan-2013
Orderable Device Status Package Type Package Pins Package Qty Eco Plan Lead/Ball Finish MSL Peak Temp Samples
(1) Drawing (2) (3) (Requires Login)
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com 6-Jan-2013
Orderable Device Status Package Type Package Pins Package Qty Eco Plan Lead/Ball Finish MSL Peak Temp Samples
(1) Drawing (2) (3) (Requires Login)
Addendum-Page 3
PACKAGE OPTION ADDENDUM
www.ti.com 6-Jan-2013
Orderable Device Status Package Type Package Pins Package Qty Eco Plan Lead/Ball Finish MSL Peak Temp Samples
(1) Drawing (2) (3) (Requires Login)
Addendum-Page 4
PACKAGE OPTION ADDENDUM
www.ti.com 6-Jan-2013
Orderable Device Status Package Type Package Pins Package Qty Eco Plan Lead/Ball Finish MSL Peak Temp Samples
(1) Drawing (2) (3) (Requires Login)
Addendum-Page 5
PACKAGE OPTION ADDENDUM
www.ti.com 6-Jan-2013
Orderable Device Status Package Type Package Pins Package Qty Eco Plan Lead/Ball Finish MSL Peak Temp Samples
(1) Drawing (2) (3) (Requires Login)
Addendum-Page 6
PACKAGE OPTION ADDENDUM
www.ti.com 6-Jan-2013
Orderable Device Status Package Type Package Pins Package Qty Eco Plan Lead/Ball Finish MSL Peak Temp Samples
(1) Drawing (2) (3) (Requires Login)
Addendum-Page 7
PACKAGE OPTION ADDENDUM
www.ti.com 6-Jan-2013
Orderable Device Status Package Type Package Pins Package Qty Eco Plan Lead/Ball Finish MSL Peak Temp Samples
(1) Drawing (2) (3) (Requires Login)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Addendum-Page 8
PACKAGE OPTION ADDENDUM
www.ti.com 6-Jan-2013
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TLC2272, TLC2272A, TLC2272AM, TLC2272M, TLC2274, TLC2274A, TLC2274AM, TLC2274M :
Addendum-Page 9
PACKAGE MATERIALS INFORMATION
www.ti.com 17-Aug-2012
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 17-Aug-2012
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com 17-Aug-2012
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TLC2274AIDR SOIC D 14 2500 333.2 345.9 28.6
TLC2274AIPWR TSSOP PW 14 2000 367.0 367.0 35.0
TLC2274AQDR SOIC D 14 2500 367.0 367.0 38.0
TLC2274CDR SOIC D 14 2500 333.2 345.9 28.6
TLC2274CNSR SO NS 14 2000 367.0 367.0 38.0
TLC2274CPWR TSSOP PW 14 2000 367.0 367.0 35.0
TLC2274IDR SOIC D 14 2500 333.2 345.9 28.6
TLC2274IPWR TSSOP PW 14 2000 367.0 367.0 35.0
TLC2274MDR SOIC D 14 2500 367.0 367.0 38.0
Pack Materials-Page 3
MECHANICAL DATA
0.400 (10,16)
0.355 (9,00)
8 5
0.280 (7,11)
0.245 (6,22)
1 4
0.065 (1,65)
0.045 (1,14)
0.023 (0,58)
015
0.015 (0,38)
0.100 (2,54) 0.014 (0,36)
0.008 (0,20)
4040107/C 08/96
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright 2013, Texas Instruments Incorporated