CH11 COA10e PDF

+
William Stallings
Computer Organization
and Architecture
10th Edition
2016 Pearson Education, Inc., Hoboken,

NJ. All rights reserved.
+ Chapter 11
Digital Logic
2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.
+
Boolean Algebra
Mathematical discipline used to design and analyze the behavior
of the digital circuitry in digital computers and other digital
systems
Named after George Boole

English mathematician
Proposed basic principles of the algebra in 1854
Claude Shannon suggested Boolean algebra could be used to

solve problems in relay-switching circuit design
Is a convenient tool:
Analysis
It is an economical way of describing the function of digital circuitry
Design
Given a desired function, Boolean algebra can be applied to develop a
simplified implementation of that function

+
Boolean Variables and
Operations
Makes use of variables and operations
Are logical
A variable may take on the value 1 (TRUE) or 0 (FALSE)
Basic logical operations are AND, OR, and NOT
AND
Yields true (binary value 1) if and only if both of its operands are true
In the absence of parentheses the AND operation takes precedence
over the OR operation
When no ambiguity will occur the AND operation is represented by
simple concatenation instead of the dot operator
OR
Yields true if either or both of its operands are true
NOT
Inverts the value of its operand

Table 11.1 Boolean Operators
(a) Boolean Operators of Two Input Variables
(b) Boolean Operators Extended to Morethan Two Inputs (A, B, . . .)
Operation Expression Output =1 if

AND AB All of the set {A, B, } are 1.
OR A+B+ Any of the set {A, B, } are 1.
NAND A B Any of the set {A, B, } are 0.
NOR A +B+ All of the set {A, B, } are 0.
XOR A B The set {A, B, } contains an
odd number of ones.
Table 11.2
Basic Identities of Boolean Algebra
Basic Postulates
AB=BA A+B=B+A Commutative Laws
A (B + C) = (A B) + (A C) A + (B C) = (A + B) (A + C) Distributive Laws
1A=A 0+A=A Identity Elements
A A =0 A+ A =1 Inverse Elements
Other Identities
0A=0 1+A=1
AA=A A+A=A
A (B C) = (A B) C A + (B + C) = (A + B) + C Associative Laws
A B =A +B A +B =A B DeMorgan's Theorem

Algebraic
Name Graphical Symbol Truth Table
Function
A B F
A F=A B 0 0 0
AND F or 0 1 0
B F = AB 1 0 0
1 1 1
A B F
A 0 0 0
OR F F=A+B 0 1 1
B 1 0 1
1 1 1
F =A A F
NOT A F or 0 1
1 0
F = A
A B F
A 0 0 1
NAND F F = AB 0 1 1
B 1 0 1
1 1 0
A B F
A 0 0 1
NOR F F=A+B 0 1 0
B 1 0 0
1 1 0
A B F
A 0 0 0
XOR F F=A B 0 1 1
B 1 0 1
1 1 0
Figure11.1 Basic Logic Gates

A A
A A B
A B
B
A
A
A+B
B
B
Figure11.2 SomeUses of NAND Gates

A A
A (A+B)
A+B
B
A
A
A B
B
B
Figure11.3 SomeUses of NOR Gates

An interconnected set of
gates whose output at
Combinational Circuit
any time is a function
only of the input at that
time
The appearance of the

input is followed almost
immediately by the
appearance of the output,
with only gate delays
Consists of n binary
inputs and m binary
outputs
Can be defined in three

ways:
Truth table
For each of the 2n possible
combinations of input
signals, the binary value of
each of the m output
signals is listed
Graphical symbols
The interconnected layout
of gates is depicted
Boolean equations
Each output signal is
expressed as a Boolean
function of its input signals

Table 11.3
A Boolean Function of Three Variables
A B C F
0 0 0 0
0 0 1 0
0 1 0 1
0 1 1 1
1 0 0 0
1 0 1 0
1 1 0 1
1 1 1 0
A B C
Figure11.4 Sum-of-Products Implementation of Table11.3

A
B
C
A
B
C
A
B F
C
A
B
C
A
B
C
Figure11.5 Product-of-Sums Implementation of Table11.3

A
C
F
B
Figure11.6 Simplified Implementation of Table11.3

AB BC
00 01 11 10 00 01 11 10
1 1 0 1 1
A
1 1
(a) F = AB + AB
(b) F = ABC + ABC + ABC
CD
C
00 01 11 10
00 1
01
AB B
11 1
A
10 1
(c) F = ABCD + ABCD + ABCD

D
(d) Simplified Labeling of Map
Figure11.7 TheUseof Karnaugh Maps to Represent Boolean Functions

CD CD CD
00 01 11 10 00 01 11 10 00 01 11 10
00 00 1 00
AB 01 1 1 AB 01 AB 01 1 1
11 11 11
10 10 1 10
(a) ABD (b) BCD (c) ABD
CD CD CD
00 01 11 10 00 01 11 10 00 01 11 10
00 1 1 1 1 00 00
AB 01 AB 01 1 1 AB 01 1 1
11 11 1 1 11 1 1
10 10 10
(d) AB (e) BC (f) BD
CD CD CD
00 01 11 10 00 01 11 10 00 01 11 10
00 1 1 1 1 00 1 1 00 1 1
AB 01 1 1 1 1 AB 01 1 1 AB 01 1 1
11 11 1 1 11 1 1
10 10 1 1 10 1 1
(g) A (h) D (i) C
Figure11.8 ExampleUseof Karnaugh Maps

BC
00 01 11 10
0 1 1
A
1 1
(a) F = AB + BC
CD
00 01 11 10
00
AB 01 1
11 1 1
10 1
(b) F = BCD + ACD
Figure11.9 OverlappingGroups
Table 11.4
Truth Table for the One-Digit Packed
Decimal Incrementer
Input Output
Number A B C D Number W X Y Z
0 0 0 0 0 1 0 0 0 1
1 0 0 0 1 2 0 0 1 0
2 0 0 1 0 3 0 0 1 1
3 0 0 1 1 4 0 1 0 0
4 0 1 0 0 5 0 1 0 1
5 0 1 0 1 6 0 1 1 0
6 0 1 1 0 7 0 1 1 1
7 0 1 1 1 8 1 0 0 0
8 1 0 0 0 9 1 0 0 1
9 1 0 0 1 0 0 0 0 0
1 0 1 0 d d d d
1 0 1 1 d d d d
Don't 1 1 0 0 d d d d
care 1 1 0 1 d d d d
con- 1 1 1 0 d d d d
dition
1 1 1 1 d d d d
Table 11.4 Truth Table for the One-Digit Packed Decimal Incrementer

CD CD
00 01 11 10 00 01 11 10
00 00 1
AB 01 1 AB 01 1 1 1
11 d d d d 11 d d d d
10 1 d d 10 d d
(a) W = AD + ABCD (b) X = BD + BC + BCD
CD CD
00 01 11 10 00 01 11 10
00 1 1 00 1 1
AB 01 1 1 AB 01 1 1
11 d d d d 11 d d d d
10 d d 10 1 d d
(c) Y = ACD + ACD (d) Z = D
Figure11.10 Karnaugh Maps for theIncrementer

Table 11.5
First Stage of Quine-McCluskey Method
(for F = ABCD + AB D + AB + A CD + BCD + BC + B D + D)
Product Term Index A B C D

A B CD 1 0 0 0 1
A BC D 5 0 1 0 1
A BC D 6 0 1 1 0
ABC D 12 1 1 0 0
A BCD 7 0 1 1 1
A B CD 11 1 0 1 1
ABC D 13 1 1 0 1
ABCD 15 1 1 1 1

Table 11.6
Last Stage of Quine-McCluskey Method
(for F = ABCD + AB D + AB + A CD + BCD + BC + B D + D)
ABCD ABC D AB C D A B CD A BCD A BC D A BC D D

BD X X X X
A CD X
A BC X
ABC X
ACD X

A
B
B
C
Figure11.11 NAND Implementation of Table11.3

D0
D1 4-to-1
multiplexer F
D2
D3
S2 S1
Figure11.12 4-to-1 Multiplexer Representation

Table 11.7
4-to-1 Multiplexer Truth Table
S2 S1 F
0 0 D0
0 1 D1
1 0 D2
1 1 D3
S2 S1
D0
D1
D2
D3
Figure11.13 Multiplexer Implementation

C0 I R0 ALU0 C1 I R1 ALU1 C15 I R15 ALU15
S2 4-to-1 S2 4-to-1 S2 4-to-1

S1 MUX S1 MUX S1 MUX
PC0 PC1 PC15
Figure11.14 Multiplexer Input to Program Counter

A 000
D0
B
001
D1
C
010
D2
011
D3
100
D4
101
D5
110
D6
111
D7
Figure11.15 Decoder with 3 Inputs and 23 =8 Outputs

A0
A7
256 X 8 256 X 8 256 X 8 256 X 8

RAM RAM RAM RAM
Enable
Enable
Enable
Enable
A8
2-to-4
A9 decoder
Figure11.16 Address Decoding

n-bit
destination n-to-2n
address 2n outputs
decoder
Data input
Figure11.17 Implementation of a Demultiplexer Usinga Decoder

+
Read-Only Memory (ROM)
Memory that is implemented with combinational

circuits
Combinational circuits are often referred to as
memoryless circuits because their output depends only
on their current input and no history of prior inputs is
retained
Memory unit that performs only the read operation

Binary information stored in a ROM is permanent and is
created during the fabrication process
A given input to the ROM (address lines) always produces
the same output (data lines)
Because the outputs are a function only of the present
inputs, ROM is a combinational circuit

Table 11.8
Truth Table for a ROM
Input Output
X1 X2 X3 X4 Z1 Z2 Z3 Z4
0 0 0 0 0 0 0 0
0 0 0 1 0 0 0 1
0 0 1 0 0 0 1 1
0 0 1 1 0 0 1 0
0 1 0 0 0 1 1 0
0 1 0 1 0 1 1 1
0 1 1 0 0 1 0 1
0 1 1 1 0 1 0 0
1 0 0 0 1 1 0 0
1 0 0 1 1 1 0 1
1 0 1 0 1 1 1 1
1 0 1 1 1 1 1 0
1 1 0 0 1 0 1 0
1 1 0 1 1 0 1 1
1 1 1 0 1 0 0 1
1 1 1 1 1 0 0 0

0000
0001
0010
0011
0100
0101
X1 0110
4-input 0111
X2
16-output 1000
X3
decoder 1001
X4
1010
1011
1100
1101
1110
1111
Z1 Z2 Z3 Z4
Figure11.18 A 64-Bit ROM

Table 11.9
Binary Addition Truth Tables
(a) Single-Bit Addition (b) Addition with Carry Input

A B Sum Carry Cin A B Sum Cout
0 0 0 0 0 0 0 0 0
0 1 1 0 0 0 1 1 0
1 0 1 0 0 1 0 1 0
1 1 0 1 0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1

A3 B3 A2 B2 A1 B1 A0 B0
Overflow
signal C3 Cin C2 Cin C1 Cin C0 Cin 0
S3 S2 S1 S0
Figure11.19 4-Bit Adder

A
B
C
A
B
C
Sum
A
B
C
A
B
C
A
Carry
C
Figure11.20 Implementation of an Adder

A31 B31 A31 B31 A23 B23 A16 B16 A15 B15 A 8 B8 A7 B7 A 0 B0
C23 C15 C7
Cout 8-bit 8-bit 8-bit 8-bit Cin
adder adder adder adder
S31 S24 S23 S16 S15 S8 S7 S0
Figure11.21 Construction of a 32-Bit Adder Using8-Bit Adders

Sequential Circuit
Current output
depends not
only on the
current input,
but also on the
past history of
inputs
Sequential
Circuit
Makes use of
combinational
circuits

+
Flip-Flops
Simplest form of sequential circuit
There are a variety of flip-flops, all of which share two

properties:
1. The flip-flop is a bistable device. It exists in one of

two states and, in the absence of input, remains in
that state. Thus, the flip-flop can function as a 1-bit
memory.
2. The flip-flop has two outputs, which are always the
complements of each other.

R
Q
Q
S
Figure11.22 TheS-R Latch Implemented with NOR Gates

1
S
0
1
R
0
t
1
2t t
Q
0
1
t 2t
Q
0
Figure11.23 NOR S-R Latch TimingDiagram

Table11.10 TheS-R Latch
(a) Characteristic Table (b) Simplified Characteristic Table

Current Current Next State S R Qn+1
Inputs State Qn+1
SR Qn
00 0 0 0 0 Qn
00 1 1 0 1 0
01 0 0 1 0 1
01 1 0 1 1
10 0 1
10 1 1
11 0
11 1
(c) Response to Series of Inputs
t 0 1 2 3 4 5 6 7 8 9
S 1 0 0 0 0 0 0 0 1 0
R 0 0 0 1 0 0 1 0 0 0
Qn+1 1 1 1 0 0 0 0 0 1 1

R
Q
Clock
Q
S
Figure11.24 Clocked S-R Flip Flop

Q
Clock
Q
D
Figure11.25 D Flip Flop

K Q
Clock
J Q
Figure11.26 J -K Flip Flop

Name Graphical Symbol Truth Table
S Q S R Qn+1
0 0 Qn
S-R Ck 0 1 0
1 0 1
R Q 1 1
J Q J K Qn+1
0 0 Qn
J -K Ck 0 1 0
1 0 1
K Q 1 1 Qn
D Q D Qn+1
0 0
D Ck 1 1
Figure11.27 Basic Flip-Flops

Data lines
D18 D17 D16 D15 D14 D13 D12 D11
D Q D Q D Q D Q D Q D Q D Q D Q
Clk Clk Clk Clk Clk Clk Clk Clk
Clock
Load
D08 D07 D06 D05 D04 D03 D02 D01
Output lines
Figure11.28 8-Bit Parallel Register

Serial In D Q D Q D Q D Q D Q Serial Out
Clk Clk Clk Clk Clk
Clock
Figure11.29 5-Bit Shift Register

+ Counter
A register whose value is easily incremented by 1 modulo

the capacity of the register
After the maximum value is achieved the next increment

sets the counter value to 0
An example of a counter in the CPU is the program counter
Can be designated as:

Asynchronous
Relatively slow because the output of one flip-flop triggers a
change in the status of the next flip-flop
Synchronous
All of the flip-flops change state at the same time
Because it is faster it is the kind used in CPUs

Data lines
D18 D17 D16 D15 D14 D13 D12 D11
D Q D Q D Q D Q D Q D Q D Q D Q
Clk Clk Clk Clk Clk Clk Clk Clk
Clock
Load
D08 D07 D06 D05 D04 D03 D02 D01
Output lines
Figure11.30 8-Bit Parallel Register

C B A Jc Kc Jb Kb Ja Ka
0 0 0 0 d 0 d 1 d
0 0 1 0 d 1 d d 1
0 1 0 0 d d 0 1 d
(a) Truth table 0 1 1 1 d d 1 d 1
1 0 0 d 0 0 d 1 d
1 0 1 d 0 1 d d 1
1 1 0 d 0 d 0 1 d
1 1 1 d 1 d 1 d 1
BA BA
(b) Karnaugh maps 00 01 11 10 00 01 11 10
0 1 0 d d d d
Jc = BA C Kc = BA C
1 d d d d 1 1
BA BA
00 01 11 10 00 01 11 10
0 1 d d 0 d d 1
Jb = A C Kb = A C
1 1 d d 1 d d 1
BA BA
00 01 11 10 00 01 11 10
0 1 d d 1 0 d 1 1 d
Ja = 1 C Ka = 1 C
1 1 d d 1 1 d 1 1 d
(c) Logic diagram
High Ja A Jb B Jc C C B A
binary
output
Ck Ck Ck
Ka A Kb B Kc C
Clock
Figure11.31 Design of a Synchronous Counter

Table11.11 PLD Terminology
ProgrammableLogic Device(PLD)
A general term that refers to any type of integrated circuit used for implementing digital
hardware, where the chip can be configured by the end user to realize different designs.
Programming of such a device often involves placing the chip into a special programming unit,
but some chips can also be configured in-system. Also referred to as a field-programmable
Table
device (FPD).
ProgrammableLogic Array (PLA)

A relatively small PLD that contains two levels of logic, an AND-plane and an OR-plane, 11.11
where both levels are programmable.
ProgrammableArray Logic (PAL)

A relatively small PLD that has a programmable AND-plane followed by a fixed OR-
plane.
SimplePLD (SPLD)
PLD
A PLA or PAL.
Complex PLD (CPLD)

A more complex PLD that consists of an arrangement of multiple SPLD-like blocks Terminolog
on a single chip.
y
Field-ProgrammableGateArray (FPGA)
A PLD featuring a general structure that allows very high logic capacity. Whereas
CPLDs feature logic resources with a wide number of inputs (AND planes), FPGAs offer more
+ narrow logic resources. FPGAs also offer a higher ratio of flip-flops to logic resources than do
CPLDs.
Logic Block
A relatively small circuit block that is replicated in an array in an FPD. When a circuit is
implemented in an FPD, it is first decomposed into smaller sub-circuits that can each be mapped
into a logic block. The term logic block is mostly used in the context of FPGAs, but it could also
refer to a block of circuitry in a CPLD.

I1 I2 I3
OR array
AND array
(a) Layout for 3-input

2-output PLA O1 O2
A B C
ABC
AB
AC
(b) Programmed PLA

ABC + AB AB + AC
Figure11.32 An Exampleof a ProgrammableLogic Array
Logic
block
I/O
block
Figure11.33 Structureof an FPGA

A0 2-to-1
MUX
lookup table
A1
16 1
D Q
A2
A3 Ck
Clock
Figure11.34 A SimpleFPGA Logic Block

+ Summary Digital
Logic
Chapter 11
Boolean Algebra
Sequential Circuits
Gates
Flip-Flops
Combinational Circuits
Registers
Implementation of
Counters
Boolean Functions Programmable Logic Devices
Multiplexers Programmable Logic Array
Decoders Field-Programmable Gate
Read-Only-Memory Array
Adders

CH11 COA10e PDF

Transféré par

Informations du document

Titre original

Copyright

Formats disponibles

Partager ce document

Partager ou intégrer le document

Options de partage

Avez-vous trouvé ce document utile ?

Ce contenu est-il inapproprié ?

Droits d'auteur :

Formats disponibles

CH11 COA10e PDF

Transféré par

Droits d'auteur :

Formats disponibles

+

2016 Pearson Education, Inc., Hoboken,

Named after George Boole

Claude Shannon suggested Boolean algebra could be used to

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

(b) Boolean Operators Extended to Morethan Two Inputs (A, B, . . .)

Operation Expression Output =1 if

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Figure11.1 Basic Logic Gates

Figure11.2 SomeUses of NAND Gates

Figure11.3 SomeUses of NOR Gates

The appearance of the

Can be defined in three

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Figure11.4 Sum-of-Products Implementation of Table11.3

Figure11.5 Product-of-Sums Implementation of Table11.3

Figure11.6 Simplified Implementation of Table11.3

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

(c) F = ABCD + ABCD + ABCD

Figure11.7 TheUseof Karnaugh Maps to Represent Boolean Functions

(a) ABD (b) BCD (c) ABD

(d) AB (e) BC (f) BD

Figure11.8 ExampleUseof Karnaugh Maps

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Figure11.10 Karnaugh Maps for theIncrementer

(for F = ABCD + AB D + AB + A CD + BCD + BC + B D + D)

Product Term Index A B C D

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

ABCD ABC D AB C D A B CD A BCD A BC D A BC D D

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Figure11.11 NAND Implementation of Table11.3

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Figure11.12 4-to-1 Multiplexer Representation

Figure11.13 Multiplexer Implementation

S2 4-to-1 S2 4-to-1 S2 4-to-1

PC0 PC1 PC15

Figure11.14 Multiplexer Input to Program Counter

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Figure11.15 Decoder with 3 Inputs and 23 =8 Outputs

256 X 8 256 X 8 256 X 8 256 X 8

Figure11.16 Address Decoding

Figure11.17 Implementation of a Demultiplexer Usinga Decoder

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Memory that is implemented with combinational

Memory unit that performs only the read operation

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Figure11.18 A 64-Bit ROM

(a) Single-Bit Addition (b) Addition with Carry Input

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Figure11.19 4-Bit Adder

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Figure11.20 Implementation of an Adder

S31 S24 S23 S16 S15 S8 S7 S0

Figure11.21 Construction of a 32-Bit Adder Using8-Bit Adders

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Simplest form of sequential circuit

There are a variety of flip-flops, all of which share two

1. The flip-flop is a bistable device. It exists in one of

2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Figure11.22 TheS-R Latch Implemented with NOR Gates