Académique Documents
Professionnel Documents
Culture Documents
V GS=10 V, T C=100 C 31
V GS=4.5 V, T C=25 C 40
V GS=4.5 V,
26
T C=100 C
V GS=10 V, T A=25 C,
13
R thJA=50 K/W 2)
T A=25 C,
2.5
R thJA=50 K/W 2)
Thermal characteristics
top 20
Static characteristics
V DS=40 V, V GS=0 V,
Zero gate voltage drain current I DSS - 0.1 1 A
T j=25 C
V DS=40 V, V GS=0 V,
- 10 100
T j=125 C
Gate resistance RG - 1 - W
2)
Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 m thick) copper area for drain
connection. PCB is vertical in still air.
3)
See figure 3 for more detailed information
4)
See figure 13 for more detailed information
Dynamic characteristics
Q sw V GS=0 to 10 V
Switching charge - 4.6 -
V DD=20 V, I D=30 A,
Gate charge total Qg - 8.6 11.4 nC
V GS=0 to 4.5 V
V DS=0.1 V,
Gate charge total, sync. FET Q g(sync) - 17 -
V GS=0 to 10 V
Reverse Diode
V GS=0 V, I F=40 A,
Diode forward voltage V SD - 0.9 1.2 V
T j=25 C
V R=20 V, I F=I S,
Reverse recovery charge Q rr - 15 - nC
di F/dt =400 A/s
5)
See figure 16 for gate charge parameter definition
40 50
35
40
30
25
30
Ptot [W]
ID [A]
20
20
15
10
10
0 0
0 40 80 120 160 0 40 80 120 160
TC [C] TC [C]
103 10
limited by on-state
resistance
1 s
0.5
102
10 s
1
0.2
100 s
ZthJC [K/W]
0.1
DC
ID [A]
101 0.05
0.02
1 ms
0.01
0.1
10 ms
single pulse
100
10-1 0.01 0 0 0 0 0 0 1
10-1 100 101 102 10-6 10-5 10-4 10-3 10-2 10-1 100
VDS [V] tp [s]
120 20
3.5 V
5V
4.5 V
100 10 V
16
4V
80
RDS(on) [mW]
12 4.5 V
4V
ID [A]
60 5V
10 V
8
40
3.5 V
4
20
3.2 V
3V
2.8 V
0 0
0 1 2 3 0 10 20 30 40 50
120 120
100 100
80 80
gfs [S]
ID [A]
60 60
40 40
20 20
150 C
25 C
0 0
0 1 2 3 4 5 0 40 80 120 160
VGS [V] ID [A]
16 2.5
2
12
98 %
RDS(on) [mW]
1.5
VGS(th) [V]
8 typ
4
0.5
0 0
-60 -20 20 60 100 140 180 -60 -20 20 60 100 140 180
Tj [C] Tj [C]
104 1000
103 Ciss
IF [A]
102
150 C
25 C, 98%
Crss 10
101
100 1
0 10 20 30 40 0.0 0.5 1.0 1.5 2.0
VDS [V] VSD [V]
100 12
20 V
10 8V
32 V
8
25 C
VGS [V]
IAV [A]
100 C
10 6
125 C
1 0
0.1 1 10 100 1000 0 4 8 12 16 20
tAV [s] Qgate [nC]
45
V GS
Qg
40
35
VBR(DSS) [V]
30 V gs(th)
25
Q g(th) Q sw Q gate
20 Q gs Q gd
-60 -20 20 60 100 140 180
Tj [C]
PG-TDSON-8: Outline
Footprint
Package Outline
PG-TDSON-8: Tape
Dimensions in mm
Published by
Infineon Technologies AG
81726 Munich, Germany
2009 Infineon Technologies AG
All Rights Reserved.
Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of
conditions or characteristics. With respect to any examples or hints given herein, any typical
values stated herein and/or any information regarding the application of the device,
Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind,
including without limitation, warranties of non-infringement of intellectual property rights
of any third party.
Information
For further information on technology, delivery terms and conditions and prices, please
contact the nearest Infineon Technologies Office
(www.infineon.com).
Warnings
Due to technical requirements, components may contain dangerous substances. For information
on the types in question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with
the express written approval of Infineon Technologies, if a failure of such components can
reasonably be expected to cause the failure of that life-support device or system or to affect
the safety or effectiveness of that device or system. Life support devices or systems are
intended to be implanted in the human body or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user
or other persons may be endangered.